Home
last modified time | relevance | path

Searched refs:IPS_REG_CCCR (Results 1 – 6 of 6) sorted by relevance

/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/scsi/
H A Dips.c4768 outl(0x1010, ha->io_addr + IPS_REG_CCCR); in ips_init_copperhead()
4861 writel(0x1010, ha->mem_ptr + IPS_REG_CCCR); in ips_init_copperhead_memio()
5297 le32_to_cpu(inl(ha->io_addr + IPS_REG_CCCR))) & IPS_BIT_SEM) { in ips_issue_copperhead()
5314 outw(IPS_BIT_START_CMD, ha->io_addr + IPS_REG_CCCR); in ips_issue_copperhead()
5350 while ((val = readl(ha->mem_ptr + IPS_REG_CCCR)) & IPS_BIT_SEM) { in ips_issue_copperhead_memio()
5367 writel(IPS_BIT_START_CMD, ha->mem_ptr + IPS_REG_CCCR); in ips_issue_copperhead_memio()
H A Dips.h104 #define IPS_REG_CCCR 0x14 /* Cmd Channel Control Reg */ macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/scsi/
H A Dips.c4768 outl(0x1010, ha->io_addr + IPS_REG_CCCR); in ips_init_copperhead()
4861 writel(0x1010, ha->mem_ptr + IPS_REG_CCCR); in ips_init_copperhead_memio()
5297 le32_to_cpu(inl(ha->io_addr + IPS_REG_CCCR))) & IPS_BIT_SEM) { in ips_issue_copperhead()
5314 outw(IPS_BIT_START_CMD, ha->io_addr + IPS_REG_CCCR); in ips_issue_copperhead()
5350 while ((val = readl(ha->mem_ptr + IPS_REG_CCCR)) & IPS_BIT_SEM) { in ips_issue_copperhead_memio()
5367 writel(IPS_BIT_START_CMD, ha->mem_ptr + IPS_REG_CCCR); in ips_issue_copperhead_memio()
H A Dips.h104 #define IPS_REG_CCCR 0x14 /* Cmd Channel Control Reg */ macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/scsi/
H A Dips.c4768 outl(0x1010, ha->io_addr + IPS_REG_CCCR); in ips_init_copperhead()
4861 writel(0x1010, ha->mem_ptr + IPS_REG_CCCR); in ips_init_copperhead_memio()
5297 le32_to_cpu(inl(ha->io_addr + IPS_REG_CCCR))) & IPS_BIT_SEM) { in ips_issue_copperhead()
5314 outw(IPS_BIT_START_CMD, ha->io_addr + IPS_REG_CCCR); in ips_issue_copperhead()
5350 while ((val = readl(ha->mem_ptr + IPS_REG_CCCR)) & IPS_BIT_SEM) { in ips_issue_copperhead_memio()
5367 writel(IPS_BIT_START_CMD, ha->mem_ptr + IPS_REG_CCCR); in ips_issue_copperhead_memio()
H A Dips.h104 #define IPS_REG_CCCR 0x14 /* Cmd Channel Control Reg */ macro