Home
last modified time | relevance | path

Searched refs:IRQ_S_EXT (Results 1 – 25 of 228) sorted by relevance

12345678910

/dports/sysutils/u-boot-tools/u-boot-2020.07/arch/riscv/include/asm/
H A Dcsr.h59 #define IRQ_S_EXT 9 macro
76 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/riscv/
H A Dcpu_bits.h504 #define IRQ_S_EXT 9 macro
518 #define MIP_SEIP (1 << IRQ_S_EXT)
528 #define MIE_SEIE (1 << IRQ_S_EXT)
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)
/dports/sysutils/u-boot-pandaboard/u-boot-2021.07/arch/riscv/include/asm/
H A Dcsr.h81 #define IRQ_S_EXT 9 macro
98 #define SIE_SEIE (_AC(0x1, UL) << IRQ_S_EXT)

12345678910