Home
last modified time | relevance | path

Searched refs:IVRE (Results 1 – 25 of 54) sorted by relevance

123

/dports/emulators/qemu/qemu-6.2.0/docs/specs/
H A Dppc-xive.rst26 the chip/processor. They are configured to feed the IVRE with
28 - Interrupt Virtualization Routing Engine (IVRE) or Virtualization
42 | |IVRE | |Common Q | |IVPE |----> | CORES |
102 | IVRE | | IVPE | +------+
110 If the event is let through, the IVRE looks up in the Event Assignment
185 The XiveRouter is an abstract model acting as a combined IVRE and
/dports/emulators/qemu42/qemu-4.2.1/docs/specs/
H A Dppc-xive.rst26 the chip/processor. They are configured to feed the IVRE with
28 - Interrupt Virtualization Routing Engine (IVRE) or Virtualization
42 | |IVRE | |Common Q | |IVPE |----> | CORES |
102 | IVRE | | IVPE | +------+
110 If the event is let through, the IVRE looks up in the Event Assignment
185 The XiveRouter is an abstract model acting as a combined IVRE and
/dports/emulators/qemu60/qemu-6.0.0/docs/specs/
H A Dppc-xive.rst26 the chip/processor. They are configured to feed the IVRE with
28 - Interrupt Virtualization Routing Engine (IVRE) or Virtualization
42 | |IVRE | |Common Q | |IVPE |----> | CORES |
102 | IVRE | | IVPE | +------+
110 If the event is let through, the IVRE looks up in the Event Assignment
185 The XiveRouter is an abstract model acting as a combined IVRE and
/dports/emulators/qemu5/qemu-5.2.0/docs/specs/
H A Dppc-xive.rst26 the chip/processor. They are configured to feed the IVRE with
28 - Interrupt Virtualization Routing Engine (IVRE) or Virtualization
42 | |IVRE | |Common Q | |IVPE |----> | CORES |
102 | IVRE | | IVPE | +------+
110 If the event is let through, the IVRE looks up in the Event Assignment
185 The XiveRouter is an abstract model acting as a combined IVRE and
/dports/emulators/qemu-utils/qemu-4.2.1/docs/specs/
H A Dppc-xive.rst26 the chip/processor. They are configured to feed the IVRE with
28 - Interrupt Virtualization Routing Engine (IVRE) or Virtualization
42 | |IVRE | |Common Q | |IVPE |----> | CORES |
102 | IVRE | | IVPE | +------+
110 If the event is let through, the IVRE looks up in the Event Assignment
185 The XiveRouter is an abstract model acting as a combined IVRE and
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/docs/specs/
H A Dppc-xive.rst26 the chip/processor. They are configured to feed the IVRE with
28 - Interrupt Virtualization Routing Engine (IVRE) or Virtualization
42 | |IVRE | |Common Q | |IVPE |----> | CORES |
102 | IVRE | | IVPE | +------+
110 If the event is let through, the IVRE looks up in the Event Assignment
185 The XiveRouter is an abstract model acting as a combined IVRE and
/dports/emulators/qemu-guest-agent/qemu-5.0.1/docs/specs/
H A Dppc-xive.rst26 the chip/processor. They are configured to feed the IVRE with
28 - Interrupt Virtualization Routing Engine (IVRE) or Virtualization
42 | |IVRE | |Common Q | |IVPE |----> | CORES |
102 | IVRE | | IVPE | +------+
110 If the event is let through, the IVRE looks up in the Event Assignment
185 The XiveRouter is an abstract model acting as a combined IVRE and
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/docs/specs/
H A Dppc-xive.rst26 the chip/processor. They are configured to feed the IVRE with
28 - Interrupt Virtualization Routing Engine (IVRE) or Virtualization
42 | |IVRE | |Common Q | |IVPE |----> | CORES |
102 | IVRE | | IVPE | +------+
110 If the event is let through, the IVRE looks up in the Event Assignment
185 The XiveRouter is an abstract model acting as a combined IVRE and
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp361 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
363 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
366 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp360 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
362 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
365 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/devel/llvm12/llvm-project-12.0.1.src/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp360 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
362 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
365 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/devel/llvm11/llvm-11.0.1.src/tools/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp360 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
362 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
365 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp360 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
362 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
365 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/devel/llvm10/llvm-10.0.1.src/tools/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp360 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
362 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
365 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp361 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
363 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
366 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp361 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
363 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
366 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/devel/llvm90/llvm-9.0.1.src/tools/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp361 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
363 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
366 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp361 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
363 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
366 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp360 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
362 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
365 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp360 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
362 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
365 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/devel/llvm13/llvm-project-13.0.1.src/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp361 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
363 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
366 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/devel/llvm80/llvm-8.0.1.src/tools/clang/lib/Analysis/
H A DThreadSafetyCommon.cpp357 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
359 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
362 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/lang/clang-mesa/clang-13.0.1.src/lib/Analysis/
H A DThreadSafetyCommon.cpp361 til::SExpr *SExprBuilder::translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE, in translateObjCIVarRefExpr() argument
363 til::SExpr *BE = translate(IVRE->getBase(), Ctx); in translateObjCIVarRefExpr()
366 const auto *D = cast<ObjCIvarDecl>(IVRE->getDecl()->getCanonicalDecl()); in translateObjCIVarRefExpr()
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/clang/include/clang/Analysis/Analyses/
H A DThreadSafetyCommon.h399 til::SExpr *translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE,
/dports/devel/llvm12/llvm-project-12.0.1.src/clang/include/clang/Analysis/Analyses/
H A DThreadSafetyCommon.h399 til::SExpr *translateObjCIVarRefExpr(const ObjCIvarRefExpr *IVRE,

123