Home
last modified time | relevance | path

Searched refs:IsLoad (Results 1 – 25 of 808) sorted by relevance

12345678910>>...33

/dports/lang/v8/v8-9.6.180.12/test/unittests/interpreter/
H A Dinterpreter-assembler-unittest.cc91 return IsLoad( in IsUnsignedByteOperand()
102 return IsLoad( in IsSignedByteOperand()
114 return IsLoad( in IsUnsignedShortOperand()
132 bytes[i] = IsLoad( in IsUnsignedShortOperand()
148 return IsLoad( in IsSignedShortOperand()
166 bytes[i] = IsLoad( in IsSignedShortOperand()
182 return IsLoad( in IsUnsignedQuadOperand()
200 bytes[i] = IsLoad( in IsUnsignedQuadOperand()
221 return IsLoad( in IsSignedQuadOperand()
239 bytes[i] = IsLoad( in IsSignedQuadOperand()
[all …]
/dports/emulators/qemu/qemu-6.2.0/capstone/suite/synctools/tablegen/include/llvm/Target/
H A DTargetSelectionDAG.td639 bit IsLoad = ?;
782 let IsLoad = 1;
786 let IsLoad = 1;
792 let IsLoad = 1;
796 let IsLoad = 1;
800 let IsLoad = 1;
805 let IsLoad = 1;
809 let IsLoad = 1;
813 let IsLoad = 1;
817 let IsLoad = 1;
[all …]
/dports/emulators/qemu60/qemu-6.0.0/capstone/suite/synctools/tablegen/include/llvm/Target/
H A DTargetSelectionDAG.td639 bit IsLoad = ?;
782 let IsLoad = 1;
786 let IsLoad = 1;
792 let IsLoad = 1;
796 let IsLoad = 1;
800 let IsLoad = 1;
805 let IsLoad = 1;
809 let IsLoad = 1;
813 let IsLoad = 1;
817 let IsLoad = 1;
[all …]
/dports/emulators/qemu5/qemu-5.2.0/capstone/suite/synctools/tablegen/include/llvm/Target/
H A DTargetSelectionDAG.td639 bit IsLoad = ?;
782 let IsLoad = 1;
786 let IsLoad = 1;
792 let IsLoad = 1;
796 let IsLoad = 1;
800 let IsLoad = 1;
805 let IsLoad = 1;
809 let IsLoad = 1;
813 let IsLoad = 1;
817 let IsLoad = 1;
[all …]
/dports/devel/llvm80/llvm-8.0.1.src/include/llvm/Target/
H A DTargetSelectionDAG.td654 bit IsLoad = ?;
797 let IsLoad = 1;
801 let IsLoad = 1;
807 let IsLoad = 1;
811 let IsLoad = 1;
815 let IsLoad = 1;
820 let IsLoad = 1;
824 let IsLoad = 1;
828 let IsLoad = 1;
832 let IsLoad = 1;
[all …]
/dports/devel/llvm70/llvm-7.0.1.src/include/llvm/Target/
H A DTargetSelectionDAG.td639 bit IsLoad = ?;
782 let IsLoad = 1;
786 let IsLoad = 1;
792 let IsLoad = 1;
796 let IsLoad = 1;
800 let IsLoad = 1;
805 let IsLoad = 1;
809 let IsLoad = 1;
813 let IsLoad = 1;
817 let IsLoad = 1;
[all …]
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
341 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
347 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
358 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
668 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
679 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
696 if (SwapVector[UseIdx].IsSwap && !SwapVector[UseIdx].IsLoad && in recordUnoptimizableWebs()
726 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
777 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
1003 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
342 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
348 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
359 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
669 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
680 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
697 if (SwapVector[UseIdx].IsSwap && !SwapVector[UseIdx].IsLoad && in recordUnoptimizableWebs()
727 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
778 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
1004 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
342 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
348 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
359 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
669 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
680 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
697 if (SwapVector[UseIdx].IsSwap && !SwapVector[UseIdx].IsLoad && in recordUnoptimizableWebs()
727 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
778 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
1004 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
342 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
348 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
359 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
669 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
680 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
697 if (SwapVector[UseIdx].IsSwap && !SwapVector[UseIdx].IsLoad && in recordUnoptimizableWebs()
727 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
778 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
1004 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
342 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
348 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
359 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
669 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
680 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
697 if (SwapVector[UseIdx].IsSwap && !SwapVector[UseIdx].IsLoad && in recordUnoptimizableWebs()
727 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
778 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
1004 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
342 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
348 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
359 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
669 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
680 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
697 if (SwapVector[UseIdx].IsSwap && !SwapVector[UseIdx].IsLoad && in recordUnoptimizableWebs()
727 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
778 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
1004 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
342 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
348 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
359 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
669 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
680 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
697 if (SwapVector[UseIdx].IsSwap && !SwapVector[UseIdx].IsLoad && in recordUnoptimizableWebs()
727 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
778 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
1004 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
342 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
348 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
359 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
669 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
680 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
697 if (SwapVector[UseIdx].IsSwap && !SwapVector[UseIdx].IsLoad && in recordUnoptimizableWebs()
727 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
778 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
1004 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1;
342 SwapVector[VecIdx].IsLoad = 1;
348 SwapVector[VecIdx].IsLoad = 1;
359 SwapVector[VecIdx].IsLoad = 1;
669 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) {
680 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad ||
697 if (SwapVector[UseIdx].IsSwap && !SwapVector[UseIdx].IsLoad &&
727 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad ||
778 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) {
1004 if (SwapVector[EntryIdx].IsLoad)
/dports/devel/llvm90/llvm-9.0.1.src/include/llvm/Target/
H A DTargetSelectionDAG.td718 bit IsLoad = ?;
864 let IsLoad = 1;
868 let IsLoad = 1;
874 let IsLoad = 1;
878 let IsLoad = 1;
882 let IsLoad = 1;
887 let IsLoad = 1;
891 let IsLoad = 1;
895 let IsLoad = 1;
899 let IsLoad = 1;
[all …]
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td765 bit IsLoad = ?;
918 let IsLoad = 1;
922 let IsLoad = 1;
928 let IsLoad = 1;
932 let IsLoad = 1;
936 let IsLoad = 1;
941 let IsLoad = 1;
945 let IsLoad = 1;
949 let IsLoad = 1;
953 let IsLoad = 1;
[all …]
/dports/devel/llvm10/llvm-10.0.1.src/include/llvm/Target/
H A DTargetSelectionDAG.td771 bit IsLoad = ?;
924 let IsLoad = 1;
928 let IsLoad = 1;
934 let IsLoad = 1;
938 let IsLoad = 1;
942 let IsLoad = 1;
947 let IsLoad = 1;
951 let IsLoad = 1;
955 let IsLoad = 1;
959 let IsLoad = 1;
[all …]
/dports/devel/llvm11/llvm-11.0.1.src/include/llvm/Target/
H A DTargetSelectionDAG.td760 bit IsLoad = ?;
913 let IsLoad = 1;
917 let IsLoad = 1;
923 let IsLoad = 1;
927 let IsLoad = 1;
931 let IsLoad = 1;
936 let IsLoad = 1;
940 let IsLoad = 1;
944 let IsLoad = 1;
948 let IsLoad = 1;
[all …]
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td771 bit IsLoad = ?;
924 let IsLoad = 1;
928 let IsLoad = 1;
934 let IsLoad = 1;
938 let IsLoad = 1;
942 let IsLoad = 1;
947 let IsLoad = 1;
951 let IsLoad = 1;
955 let IsLoad = 1;
959 let IsLoad = 1;
[all …]
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
341 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
347 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
358 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
668 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
679 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
703 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
754 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
980 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
341 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
347 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
358 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
668 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
679 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
703 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
754 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
980 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
341 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
347 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
358 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
668 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
679 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
703 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
754 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
980 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/dports/devel/llvm11/llvm-11.0.1.src/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
341 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
347 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
358 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
668 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
679 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
703 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
754 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
980 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
H A DPPCVSXSwapRemoval.cpp74 unsigned int IsLoad : 1; member
341 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
347 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
358 SwapVector[VecIdx].IsLoad = 1; in gatherVectorInstructions()
668 else if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in recordUnoptimizableWebs()
679 if (!SwapVector[UseIdx].IsSwap || SwapVector[UseIdx].IsLoad || in recordUnoptimizableWebs()
703 if (!SwapVector[DefIdx].IsSwap || SwapVector[DefIdx].IsLoad || in recordUnoptimizableWebs()
754 if (SwapVector[EntryIdx].IsLoad && SwapVector[EntryIdx].IsSwap) { in markSwapsForRemoval()
980 if (SwapVector[EntryIdx].IsLoad) in dumpSwapVector()

12345678910>>...33