Home
last modified time | relevance | path

Searched refs:KVM_REG_SIZE_MASK (Results 1 – 25 of 104) sorted by relevance

12345

/dports/multimedia/v4l_compat/linux-5.13-rc2/tools/testing/selftests/kvm/aarch64/
H A Dget-reg-list.c40 #define REG_MASK (KVM_REG_ARCH_MASK | KVM_REG_SIZE_MASK | KVM_REG_ARM_COPROC_MASK)
188 switch (id & KVM_REG_SIZE_MASK) { in print_reg()
218 (id & KVM_REG_SIZE_MASK) >> KVM_REG_SIZE_SHIFT, id); in print_reg()
293 id &= ~KVM_REG_SIZE_MASK; in core_reg_fixup()
299 id &= ~KVM_REG_SIZE_MASK; in core_reg_fixup()
/dports/multimedia/libv4l/linux-5.13-rc2/tools/testing/selftests/kvm/aarch64/
H A Dget-reg-list.c40 #define REG_MASK (KVM_REG_ARCH_MASK | KVM_REG_SIZE_MASK | KVM_REG_ARM_COPROC_MASK)
188 switch (id & KVM_REG_SIZE_MASK) { in print_reg()
218 (id & KVM_REG_SIZE_MASK) >> KVM_REG_SIZE_SHIFT, id); in print_reg()
293 id &= ~KVM_REG_SIZE_MASK; in core_reg_fixup()
299 id &= ~KVM_REG_SIZE_MASK; in core_reg_fixup()
/dports/multimedia/v4l-utils/linux-5.13-rc2/tools/testing/selftests/kvm/aarch64/
H A Dget-reg-list.c40 #define REG_MASK (KVM_REG_ARCH_MASK | KVM_REG_SIZE_MASK | KVM_REG_ARM_COPROC_MASK)
188 switch (id & KVM_REG_SIZE_MASK) { in print_reg()
218 (id & KVM_REG_SIZE_MASK) >> KVM_REG_SIZE_SHIFT, id); in print_reg()
293 id &= ~KVM_REG_SIZE_MASK; in core_reg_fixup()
299 id &= ~KVM_REG_SIZE_MASK; in core_reg_fixup()
/dports/lang/zig-devel/zig-0.9.0/lib/libc/include/riscv-linux-any/asm/
H A Dkvm.h90 (1U << (((id) & KVM_REG_SIZE_MASK) >> KVM_REG_SIZE_SHIFT))
/dports/lang/zig/zig-0.9.0/lib/libc/include/riscv-linux-any/asm/
H A Dkvm.h90 (1U << (((id) & KVM_REG_SIZE_MASK) >> KVM_REG_SIZE_SHIFT))
/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/mips/kvm/
H A Dmips.c730 if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U64) { in kvm_mips_get_reg()
734 } else if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U32) { in kvm_mips_get_reg()
739 } else if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U128) { in kvm_mips_get_reg()
757 if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U64) { in kvm_mips_set_reg()
762 } else if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U32) { in kvm_mips_set_reg()
769 } else if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U128) { in kvm_mips_set_reg()
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/mips/kvm/
H A Dmips.c730 if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U64) { in kvm_mips_get_reg()
734 } else if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U32) { in kvm_mips_get_reg()
739 } else if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U128) { in kvm_mips_get_reg()
757 if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U64) { in kvm_mips_set_reg()
762 } else if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U32) { in kvm_mips_set_reg()
769 } else if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U128) { in kvm_mips_set_reg()
/dports/multimedia/libv4l/linux-5.13-rc2/arch/mips/kvm/
H A Dmips.c730 if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U64) { in kvm_mips_get_reg()
734 } else if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U32) { in kvm_mips_get_reg()
739 } else if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U128) { in kvm_mips_get_reg()
757 if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U64) { in kvm_mips_set_reg()
762 } else if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U32) { in kvm_mips_set_reg()
769 } else if ((reg->id & KVM_REG_SIZE_MASK) == KVM_REG_SIZE_U128) { in kvm_mips_set_reg()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/target/arm/
H A Dkvm.c344 switch (rlp->reg[i] & KVM_REG_SIZE_MASK) { in kvm_arm_init_cpreg_list()
404 switch (regidx & KVM_REG_SIZE_MASK) { in write_kvmstate_to_list()
443 switch (regidx & KVM_REG_SIZE_MASK) { in write_list_to_kvmstate()
H A Dkvm-consts.h37 MISMATCH_CHECK(CP_REG_SIZE_MASK, KVM_REG_SIZE_MASK);
/dports/emulators/qemu-utils/qemu-4.2.1/target/arm/
H A Dkvm.c393 switch (rlp->reg[i] & KVM_REG_SIZE_MASK) { in kvm_arm_init_cpreg_list()
453 switch (regidx & KVM_REG_SIZE_MASK) { in write_kvmstate_to_list()
492 switch (regidx & KVM_REG_SIZE_MASK) { in write_list_to_kvmstate()
H A Dkvm-consts.h37 MISMATCH_CHECK(CP_REG_SIZE_MASK, KVM_REG_SIZE_MASK);
/dports/emulators/qemu42/qemu-4.2.1/target/arm/
H A Dkvm.c393 switch (rlp->reg[i] & KVM_REG_SIZE_MASK) { in kvm_arm_init_cpreg_list()
453 switch (regidx & KVM_REG_SIZE_MASK) { in write_kvmstate_to_list()
492 switch (regidx & KVM_REG_SIZE_MASK) { in write_list_to_kvmstate()
H A Dkvm-consts.h37 MISMATCH_CHECK(CP_REG_SIZE_MASK, KVM_REG_SIZE_MASK);
/dports/emulators/qemu-guest-agent/qemu-5.0.1/target/arm/
H A Dkvm.c435 switch (rlp->reg[i] & KVM_REG_SIZE_MASK) { in kvm_arm_init_cpreg_list()
495 switch (regidx & KVM_REG_SIZE_MASK) { in write_kvmstate_to_list()
534 switch (regidx & KVM_REG_SIZE_MASK) { in write_list_to_kvmstate()
H A Dkvm-consts.h37 MISMATCH_CHECK(CP_REG_SIZE_MASK, KVM_REG_SIZE_MASK);
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/arm/
H A Dkvm.c435 switch (rlp->reg[i] & KVM_REG_SIZE_MASK) { in kvm_arm_init_cpreg_list()
495 switch (regidx & KVM_REG_SIZE_MASK) { in write_kvmstate_to_list()
534 switch (regidx & KVM_REG_SIZE_MASK) { in write_list_to_kvmstate()
H A Dkvm-consts.h37 MISMATCH_CHECK(CP_REG_SIZE_MASK, KVM_REG_SIZE_MASK);
/dports/emulators/qemu60/qemu-6.0.0/target/arm/
H A Dkvm-consts.h37 MISMATCH_CHECK(CP_REG_SIZE_MASK, KVM_REG_SIZE_MASK);
/dports/emulators/qemu5/qemu-5.2.0/target/arm/
H A Dkvm-consts.h37 MISMATCH_CHECK(CP_REG_SIZE_MASK, KVM_REG_SIZE_MASK);
/dports/emulators/py-unicorn/unicorn-1.0.2/qemu/target-arm/
H A Dkvm-consts.h36 MISMATCH_CHECK(CP_REG_SIZE_MASK, KVM_REG_SIZE_MASK)
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/arm/
H A Dkvm-consts.h37 MISMATCH_CHECK(CP_REG_SIZE_MASK, KVM_REG_SIZE_MASK);
/dports/emulators/qemu/qemu-6.2.0/target/arm/
H A Dkvm-consts.h37 MISMATCH_CHECK(CP_REG_SIZE_MASK, KVM_REG_SIZE_MASK);
/dports/emulators/unicorn/unicorn-1.0.2/qemu/target-arm/
H A Dkvm-consts.h36 MISMATCH_CHECK(CP_REG_SIZE_MASK, KVM_REG_SIZE_MASK)
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/linux-headers/asm-arm64/
H A Dkvm.h47 (1U << (((id) & KVM_REG_SIZE_MASK) >> KVM_REG_SIZE_SHIFT))

12345