/dports/misc/libemos/libemos-4.5.9-Source/interpolation/ |
H A D | hntfaps.F | 120 LOGICAL LOK 298 LOK = JACOBI(ZNFELDI, ITRUNC, DWORK, DLAT) 299 IF(.NOT.LOK) THEN 305 LOK = JACOBI(ZNFELDI, ITRUNC, DWORK, DLAT) 306 IF(.NOT.LOK) THEN 321 LOK = JACOBI( ZNFELDI, ITRUNC, DWORK, DLAT) 322 IF(.NOT.LOK) THEN 353 IF(.NOT.LOK) THEN 360 IF(.NOT.LOK) THEN 375 LOK = JACOBI( DATA, ITRUNC, DWORK, DLAT) [all …]
|
H A D | hntfaus.F | 115 LOGICAL LOK 282 LOK = JACOBI(ZNFELDI, ITRUNC, DWORK, DLAT) 283 IF(.NOT.LOK) THEN 289 LOK = JACOBI(ZNFELDI, ITRUNC, DWORK, DLAT) 290 IF(.NOT.LOK) THEN 305 LOK = JACOBI( ZNFELDI, ITRUNC, DWORK, DLAT) 306 IF(.NOT.LOK) THEN 338 IF(.NOT.LOK) THEN 345 IF(.NOT.LOK) THEN 360 LOK = JACOBI( DATA, ITRUNC, DWORK, DLAT) [all …]
|
H A D | intfap.F | 153 LOGICAL LOK, LSPLIT 305 LOK = JACOBI(ZNFELDI, ITRUNC, DWORK, DLAT) 306 IF(.NOT.LOK) THEN 312 LOK = JACOBI(ZNFELDI, ITRUNC, DWORK, DLAT) 313 IF(.NOT.LOK) THEN 328 LOK = JACOBI( ZNFELDI, ITRUNC, DWORK, DLAT) 329 IF(.NOT.LOK) THEN 360 IF(.NOT.LOK) THEN 367 IF(.NOT.LOK) THEN 382 LOK = JACOBI( DATA, ITRUNC, DWORK, DLAT) [all …]
|
H A D | intfau.F | 118 LOGICAL LOK 216 LOK = JACOBI( ZNFELDI, ITRUNC, DWORK, DLAT) 232 LOK = JACOBI( DATA, ITRUNC, DWORK, DLAT) 234 IF(.NOT.LOK) THEN
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/llvm10/llvm-10.0.1.src/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/llvm11/llvm-11.0.1.src/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/llvm90/llvm-9.0.1.src/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/llvm80/llvm-8.0.1.src/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/devel/llvm70/llvm-7.0.1.src/test/CodeGen/AMDGPU/ |
H A D | bitreverse-inline-immediates.ll | 16 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 17 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 18 ; GCN: buffer_store_dwordx2 v{{\[}}[[LOK]]:[[HIK]]{{\]}} 33 ; GCN: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 34 ; GCN: v_mov_b32_e32 v[[HIK:[0-9]+]], v[[LOK]]{{$}} 50 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 67 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 84 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], -1{{$}} 101 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} 118 ; GCN-DAG: v_mov_b32_e32 v[[LOK:[0-9]+]], 0{{$}} [all …]
|
/dports/editors/libreoffice/libreoffice-7.2.6.2/libreofficekit/ |
H A D | README.md | 9 ## Integrating LOK Into Other Software 11 LOK functionality can be accessed by including `LibreOfficeKit.h[xx]` in your 14 LOK initialisation (`lok_init`) requires the inclusion of `LibreOfficeKitInit.h` in 26 To use LOK Tiled Rendering you will need the following before the LOK includes: 30 (This must be define before ANY LOK header, i.e. including the Init header.) 40 `lok::Document` class to allow basic editing, too. Communication between the LOK 56 The other way around (LibreOffice -> LOK client) is implemented using a 57 callback. A LOK client can register a callback using the registerCallback() 72 There are currently two known LOK clients supporting tiled editing: 74 - `gtktiledviewer` (see below), which allows testing the LOK core implementation [all …]
|
/dports/editors/libreoffice6/libreoffice-6.4.7.2/libreofficekit/ |
H A D | README | 10 Integrating LOK into other software 13 LOK functionality can be accessed by including LibreOfficeKit.h[xx] in your 16 LOK initialisation (lok_init) requires the inclusion of LibreOfficeKitInit.h in 29 To use LOK Tiled Rendering you will need the following before the LOK includes: 32 (This must be define before ANY LOK header, i.e. including the Init header.) 43 lok::Document class to allow basic editing, too. Communication between the LOK 59 The other way around (LibreOffice -> LOK client) is implemented using a 60 callback. A LOK client can register a callback using the registerCallback() 75 There are currently two known LOK clients supporting tiled editing: 77 - gtktiledviewer (see below), which allows testing the LOK core implementation [all …]
|
/dports/science/dcl/dcl-5.4.8/src/grph2/ugpack/ |
H A D | ugvect.f | 11 LOGICAL LMISS,LNRMAL,LMADA,LOK,LMSG,LEQRAT, local 52 LOK=.NOT.(LMISS .AND. (U(I,J).EQ.RMISS .OR. V(I,J).EQ.RMISS)) 57 IF (LOK) THEN 65 IF (LOK) THEN 179 LOK=.NOT.(LMISS .AND. (U(I,J).EQ.RMISS .OR. V(I,J).EQ.RMISS)) 182 IF (LOK) THEN
|
/dports/mail/msmtp/msmtp-1.8.19/scripts/msmtpq/ |
H A D | msmtpq | 169 local LOK="${Q}/.lock" # lock file name 174 'mkdir' "$LOK" 2>/dev/null && LKD='t' 178 'mkdir' "$LOK" 2>/dev/null && LKD='t' # make lockdir ; lock queue ; set flag 182 " lockdir [ $LOK ] to vanish ; giving up"\ 187 'rmdir' "$LOK" # remove the lock
|
/dports/cad/kicad-library-footprints-devel/kicad-footprints-ac8de318d8ef7b3eb64c78c6c2650b7b085f3271/Connector_TE-Connectivity.pretty/ |
H A D | TE_MATE-N-LOK_1-794374-x_1x01_P4.14mm_Horizontal.kicad_mod | 2 …(descr "Molex Mini-Universal MATE-N-LOK, old mpn/engineering number: 1-794374-x, 1 Pins per row (h… 3 (tags "connector TE MATE-N-LOK top entry")
|
H A D | TE_MATE-N-LOK_1-770966-x_1x02_P4.14mm_Horizontal.kicad_mod | 2 …(descr "Molex Mini-Universal MATE-N-LOK, old mpn/engineering number: 1-770966-x, 2 Pins per row (h… 3 (tags "connector TE MATE-N-LOK top entry")
|