Home
last modified time | relevance | path

Searched refs:LogAlign (Results 1 – 25 of 55) sorted by relevance

123

/dports/devel/intel-graphics-compiler/intel-graphics-compiler-igc-1.0.9636/IGC/VectorCompiler/lib/GenXCodeGen/
H A DGenXAlignmentInfo.h54 unsigned LogAlign; variable
65 Alignment(unsigned LogAlign, unsigned ExtraBits) in Alignment() argument
66 : LogAlign(LogAlign), ExtraBits(ExtraBits), ConstBits(MaskForUnknown) {} in Alignment()
73 LogAlign = Rhs.LogAlign; in Alignment()
79 LogAlign = Rhs.LogAlign;
99 bool isUncomputed() const { return LogAlign == UnsignedAllOnes; } in isUncomputed()
101 return LogAlign == 0 && ConstBits == MaskForUnknown; in isUnknown()
106 unsigned getLogAlign() const { IGC_ASSERT(!isUncomputed()); return LogAlign; } in getLogAlign()
111 return (LogAlign == Rhs.LogAlign &&
121 LogAlign = UnsignedAllOnes; in setUncomputed()
H A DGenXAlignmentInfo.cpp185 LogAlign = std::min( in get()
186 LogAlign, in get()
189 if (LogAlign < 32) in get()
283 LogAlign = countTrailingZeros(C); in Alignment()
293 A.LogAlign = 31; in getAlignmentForConstant()
343 unsigned MinLogAlign = std::min(LogAlign, Other.LogAlign); in merge()
361 unsigned MinLogAlign = std::min(LogAlign, Other.LogAlign); in add()
380 unsigned MinLogAlign = std::min(LogAlign, Other.LogAlign); in mul()
382 MinLogAlign = LogAlign + Other.LogAlign; in mul()
384 MinLogAlign = LogAlign; in mul()
[all …]
H A DGenXRegionUtils.cpp431 unsigned LogAlign = Align.getLogAlign(); in getLegalRegionSizeForTarget() local
434 ExtraBits &= ((1 << LogAlign) - 1); in getLegalRegionSizeForTarget()
435 if (LogAlign >= LogGRFWidth && !ExtraBits) { in getLegalRegionSizeForTarget()
439 } else if (LogAlign > (unsigned)genx::log2(R.ElementBytes) || in getLegalRegionSizeForTarget()
440 (LogAlign == (unsigned)genx::log2(R.ElementBytes) && in getLegalRegionSizeForTarget()
442 LogAlign = in getLegalRegionSizeForTarget()
443 std::min(LogGRFWidth, LogAlign) - genx::log2(R.ElementBytes); in getLegalRegionSizeForTarget()
451 unsigned ElementsToBoundaryFromAlign = (1U << LogAlign) - ExtraBits; in getLegalRegionSizeForTarget()
/dports/devel/llvm80/llvm-8.0.1.src/lib/Target/ARM/
H A DARMBasicBlockInfo.h29 inline unsigned UnknownPadding(unsigned LogAlign, unsigned KnownBits) { in UnknownPadding() argument
30 if (KnownBits < LogAlign) in UnknownPadding()
31 return (1u << LogAlign) - (1u << KnownBits); in UnknownPadding()
87 unsigned postOffset(unsigned LogAlign = 0) const {
89 unsigned LA = std::max(unsigned(PostAlign), LogAlign);
101 unsigned postKnownBits(unsigned LogAlign = 0) const {
102 return std::max(std::max(unsigned(PostAlign), LogAlign),
H A DARMConstantIslandPass.cpp521 unsigned LogAlign = Log2_32(Align); in doInitialConstPlacement() local
522 MachineBasicBlock::iterator InsAt = InsPoint[LogAlign]; in doInitialConstPlacement()
530 for (unsigned a = LogAlign + 1; a <= MaxAlign; ++a) in doInitialConstPlacement()
1112 unsigned LogAlign = MF->getBlockNumbered(i)->getAlignment(); in adjustBBOffsetsAfter() local
1113 unsigned Offset = BBInfo[i - 1].postOffset(LogAlign); in adjustBBOffsetsAfter()
1114 unsigned KnownBits = BBInfo[i - 1].postKnownBits(LogAlign); in adjustBBOffsetsAfter()
1352 unsigned LogAlign = MF->getAlignment(); in createNewWater() local
1355 unsigned UPad = UnknownPadding(LogAlign, KnownBits); in createNewWater()
1366 << " la=" << LogAlign << " kb=" << KnownBits in createNewWater()
1397 BaseInsertOffset -= 1u << LogAlign; in createNewWater()
[all …]
/dports/devel/llvm70/llvm-7.0.1.src/lib/Target/ARM/
H A DARMBasicBlockInfo.h29 inline unsigned UnknownPadding(unsigned LogAlign, unsigned KnownBits) { in UnknownPadding() argument
30 if (KnownBits < LogAlign) in UnknownPadding()
31 return (1u << LogAlign) - (1u << KnownBits); in UnknownPadding()
87 unsigned postOffset(unsigned LogAlign = 0) const {
89 unsigned LA = std::max(unsigned(PostAlign), LogAlign);
101 unsigned postKnownBits(unsigned LogAlign = 0) const {
102 return std::max(std::max(unsigned(PostAlign), LogAlign),
H A DARMConstantIslandPass.cpp521 unsigned LogAlign = Log2_32(Align); in doInitialConstPlacement() local
522 MachineBasicBlock::iterator InsAt = InsPoint[LogAlign]; in doInitialConstPlacement()
530 for (unsigned a = LogAlign + 1; a <= MaxAlign; ++a) in doInitialConstPlacement()
1112 unsigned LogAlign = MF->getBlockNumbered(i)->getAlignment(); in adjustBBOffsetsAfter() local
1113 unsigned Offset = BBInfo[i - 1].postOffset(LogAlign); in adjustBBOffsetsAfter()
1114 unsigned KnownBits = BBInfo[i - 1].postKnownBits(LogAlign); in adjustBBOffsetsAfter()
1352 unsigned LogAlign = MF->getAlignment(); in createNewWater() local
1355 unsigned UPad = UnknownPadding(LogAlign, KnownBits); in createNewWater()
1366 << " la=" << LogAlign << " kb=" << KnownBits in createNewWater()
1397 BaseInsertOffset -= 1u << LogAlign; in createNewWater()
[all …]
/dports/devel/llvm90/llvm-9.0.1.src/lib/Target/ARM/
H A DARMBasicBlockInfo.h32 inline unsigned UnknownPadding(unsigned LogAlign, unsigned KnownBits) { in UnknownPadding() argument
33 if (KnownBits < LogAlign) in UnknownPadding()
34 return (1u << LogAlign) - (1u << KnownBits); in UnknownPadding()
90 unsigned postOffset(unsigned LogAlign = 0) const {
92 unsigned LA = std::max(unsigned(PostAlign), LogAlign);
104 unsigned postKnownBits(unsigned LogAlign = 0) const {
105 return std::max(std::max(unsigned(PostAlign), LogAlign),
H A DARMBasicBlockInfo.cpp129 unsigned LogAlign = MF.getBlockNumbered(i)->getAlignment(); in adjustBBOffsetsAfter() local
130 unsigned Offset = BBInfo[i - 1].postOffset(LogAlign); in adjustBBOffsetsAfter()
131 unsigned KnownBits = BBInfo[i - 1].postKnownBits(LogAlign); in adjustBBOffsetsAfter()
H A DARMConstantIslandPass.cpp520 unsigned LogAlign = Log2_32(Align); in doInitialConstPlacement() local
521 MachineBasicBlock::iterator InsAt = InsPoint[LogAlign]; in doInitialConstPlacement()
529 for (unsigned a = LogAlign + 1; a <= MaxAlign; ++a) in doInitialConstPlacement()
1312 unsigned LogAlign = MF->getAlignment(); in createNewWater() local
1313 assert(LogAlign >= CPELogAlign && "Over-aligned constant pool entry"); in createNewWater()
1315 unsigned UPad = UnknownPadding(LogAlign, KnownBits); in createNewWater()
1326 << " la=" << LogAlign << " kb=" << KnownBits in createNewWater()
1357 BaseInsertOffset -= 1u << LogAlign; in createNewWater()
1358 EndInsertOffset -= 1u << LogAlign; in createNewWater()
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.h63 bool SelectAnyImmediate(SDValue &N, SDValue &R, uint32_t LogAlign);
65 uint32_t LogAlign);
H A DHexagonISelDAGToDAG.cpp1336 uint32_t LogAlign) { in SelectAnyImmediate() argument
1337 auto IsAligned = [LogAlign] (uint64_t V) -> bool { in SelectAnyImmediate()
1338 return alignTo(V, (uint64_t)1 << LogAlign) == V; in SelectAnyImmediate()
1354 if (LogAlign > 3) in SelectAnyImmediate()
1360 if (LogAlign > 0) in SelectAnyImmediate()
1366 if (LogAlign > 2 || !IsAligned(cast<BlockAddressSDNode>(N)->getOffset())) in SelectAnyImmediate()
1372 if (SelectGlobalAddress(N, R, false, LogAlign) || in SelectAnyImmediate()
1373 SelectGlobalAddress(N, R, true, LogAlign)) in SelectAnyImmediate()
1380 bool UseGP, uint32_t LogAlign) { in SelectGlobalAddress() argument
1381 auto IsAligned = [LogAlign] (uint64_t V) -> bool { in SelectGlobalAddress()
[all …]
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.h63 bool SelectAnyImmediate(SDValue &N, SDValue &R, uint32_t LogAlign);
65 uint32_t LogAlign);
H A DHexagonISelDAGToDAG.cpp1336 uint32_t LogAlign) { in SelectAnyImmediate() argument
1337 auto IsAligned = [LogAlign] (uint64_t V) -> bool { in SelectAnyImmediate()
1338 return alignTo(V, (uint64_t)1 << LogAlign) == V; in SelectAnyImmediate()
1354 if (LogAlign > 3) in SelectAnyImmediate()
1360 if (LogAlign > 0) in SelectAnyImmediate()
1366 if (LogAlign > 2 || !IsAligned(cast<BlockAddressSDNode>(N)->getOffset())) in SelectAnyImmediate()
1372 if (SelectGlobalAddress(N, R, false, LogAlign) || in SelectAnyImmediate()
1373 SelectGlobalAddress(N, R, true, LogAlign)) in SelectAnyImmediate()
1380 bool UseGP, uint32_t LogAlign) { in SelectGlobalAddress() argument
1381 auto IsAligned = [LogAlign] (uint64_t V) -> bool { in SelectGlobalAddress()
[all …]
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.h63 bool SelectAnyImmediate(SDValue &N, SDValue &R, uint32_t LogAlign);
65 uint32_t LogAlign);
H A DHexagonISelDAGToDAG.cpp1336 uint32_t LogAlign) { in SelectAnyImmediate() argument
1337 auto IsAligned = [LogAlign] (uint64_t V) -> bool { in SelectAnyImmediate()
1338 return alignTo(V, (uint64_t)1 << LogAlign) == V; in SelectAnyImmediate()
1354 if (LogAlign > 3) in SelectAnyImmediate()
1360 if (LogAlign > 0) in SelectAnyImmediate()
1366 if (LogAlign > 2 || !IsAligned(cast<BlockAddressSDNode>(N)->getOffset())) in SelectAnyImmediate()
1372 if (SelectGlobalAddress(N, R, false, LogAlign) || in SelectAnyImmediate()
1373 SelectGlobalAddress(N, R, true, LogAlign)) in SelectAnyImmediate()
1380 bool UseGP, uint32_t LogAlign) { in SelectGlobalAddress() argument
1381 auto IsAligned = [LogAlign] (uint64_t V) -> bool { in SelectGlobalAddress()
[all …]
/dports/devel/llvm90/llvm-9.0.1.src/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.h62 bool SelectAnyImmediate(SDValue &N, SDValue &R, uint32_t LogAlign);
64 uint32_t LogAlign);
H A DHexagonISelDAGToDAG.cpp1325 uint32_t LogAlign) { in SelectAnyImmediate() argument
1326 auto IsAligned = [LogAlign] (uint64_t V) -> bool { in SelectAnyImmediate()
1327 return alignTo(V, (uint64_t)1 << LogAlign) == V; in SelectAnyImmediate()
1343 if (LogAlign > 3) in SelectAnyImmediate()
1349 if (LogAlign > 0) in SelectAnyImmediate()
1355 if (LogAlign > 2 || !IsAligned(cast<BlockAddressSDNode>(N)->getOffset())) in SelectAnyImmediate()
1361 if (SelectGlobalAddress(N, R, false, LogAlign) || in SelectAnyImmediate()
1362 SelectGlobalAddress(N, R, true, LogAlign)) in SelectAnyImmediate()
1369 bool UseGP, uint32_t LogAlign) { in SelectGlobalAddress() argument
1370 auto IsAligned = [LogAlign] (uint64_t V) -> bool { in SelectGlobalAddress()
[all …]
/dports/devel/llvm80/llvm-8.0.1.src/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.h63 bool SelectAnyImmediate(SDValue &N, SDValue &R, uint32_t LogAlign);
65 uint32_t LogAlign);
H A DHexagonISelDAGToDAG.cpp1321 uint32_t LogAlign) { in SelectAnyImmediate() argument
1322 auto IsAligned = [LogAlign] (uint64_t V) -> bool { in SelectAnyImmediate()
1323 return alignTo(V, (uint64_t)1 << LogAlign) == V; in SelectAnyImmediate()
1339 if (LogAlign > 3) in SelectAnyImmediate()
1345 if (LogAlign > 0) in SelectAnyImmediate()
1351 if (LogAlign > 2 || !IsAligned(cast<BlockAddressSDNode>(N)->getOffset())) in SelectAnyImmediate()
1357 if (SelectGlobalAddress(N, R, false, LogAlign) || in SelectAnyImmediate()
1358 SelectGlobalAddress(N, R, true, LogAlign)) in SelectAnyImmediate()
1365 bool UseGP, uint32_t LogAlign) { in SelectGlobalAddress() argument
1366 auto IsAligned = [LogAlign] (uint64_t V) -> bool { in SelectGlobalAddress()
[all …]
/dports/devel/llvm70/llvm-7.0.1.src/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.h63 bool SelectAnyImmediate(SDValue &N, SDValue &R, uint32_t LogAlign);
65 uint32_t LogAlign);
H A DHexagonISelDAGToDAG.cpp1324 uint32_t LogAlign) { in SelectAnyImmediate() argument
1325 auto IsAligned = [LogAlign] (uint64_t V) -> bool { in SelectAnyImmediate()
1326 return alignTo(V, (uint64_t)1 << LogAlign) == V; in SelectAnyImmediate()
1342 if (LogAlign > 3) in SelectAnyImmediate()
1348 if (LogAlign > 0) in SelectAnyImmediate()
1354 if (LogAlign > 2 || !IsAligned(cast<BlockAddressSDNode>(N)->getOffset())) in SelectAnyImmediate()
1360 if (SelectGlobalAddress(N, R, false, LogAlign) || in SelectAnyImmediate()
1361 SelectGlobalAddress(N, R, true, LogAlign)) in SelectAnyImmediate()
1368 bool UseGP, uint32_t LogAlign) { in SelectGlobalAddress() argument
1369 auto IsAligned = [LogAlign] (uint64_t V) -> bool { in SelectGlobalAddress()
[all …]
/dports/devel/llvm90/llvm-9.0.1.src/lib/Target/Mips/
H A DMipsConstantIslandPass.cpp227 unsigned postOffset(unsigned LogAlign = 0) const { in postOffset()
568 unsigned LogAlign = Log2_32(Align); in doInitialPlacement() local
569 MachineBasicBlock::iterator InsAt = InsPoint[LogAlign]; in doInitialPlacement()
579 for (unsigned a = LogAlign + 1; a <= MaxAlign; ++a) in doInitialPlacement()
1261 unsigned LogAlign = MF->getAlignment(); in createNewWater() local
1262 assert(LogAlign >= CPELogAlign && "Over-aligned constant pool entry"); in createNewWater()
1273 << " la=" << LogAlign << '\n'); in createNewWater()
1298 BaseInsertOffset -= 1u << LogAlign; in createNewWater()
1299 EndInsertOffset -= 1u << LogAlign; in createNewWater()
/dports/devel/llvm80/llvm-8.0.1.src/lib/Target/Mips/
H A DMipsConstantIslandPass.cpp228 unsigned postOffset(unsigned LogAlign = 0) const { in postOffset()
569 unsigned LogAlign = Log2_32(Align); in doInitialPlacement() local
570 MachineBasicBlock::iterator InsAt = InsPoint[LogAlign]; in doInitialPlacement()
580 for (unsigned a = LogAlign + 1; a <= MaxAlign; ++a) in doInitialPlacement()
1266 unsigned LogAlign = MF->getAlignment(); in createNewWater() local
1267 assert(LogAlign >= CPELogAlign && "Over-aligned constant pool entry"); in createNewWater()
1278 << " la=" << LogAlign << '\n'); in createNewWater()
1303 BaseInsertOffset -= 1u << LogAlign; in createNewWater()
1304 EndInsertOffset -= 1u << LogAlign; in createNewWater()
/dports/devel/llvm70/llvm-7.0.1.src/lib/Target/Mips/
H A DMipsConstantIslandPass.cpp228 unsigned postOffset(unsigned LogAlign = 0) const {
569 unsigned LogAlign = Log2_32(Align);
570 MachineBasicBlock::iterator InsAt = InsPoint[LogAlign];
580 for (unsigned a = LogAlign + 1; a <= MaxAlign; ++a)
1266 unsigned LogAlign = MF->getAlignment();
1267 assert(LogAlign >= CPELogAlign && "Over-aligned constant pool entry");
1278 << " la=" << LogAlign << '\n');
1303 BaseInsertOffset -= 1u << LogAlign;
1304 EndInsertOffset -= 1u << LogAlign;

123