/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/riscv/ |
H A D | riscv-opc.c | 458 {"fcvt.w.s", "F", "d,S", MATCH_FCVT_W_S | MASK_RM, MASK_FCVT_W_S | MASK_RM, match_opcode, 0 }, 459 {"fcvt.w.s", "F", "d,S,m", MATCH_FCVT_W_S, MASK_FCVT_W_S, match_opcode, 0 },
|
H A D | riscv-opc.h | 335 #define MASK_FCVT_W_S 0xfff0007f macro 938 DECLARE_INSN(fcvt_w_s, MATCH_FCVT_W_S, MASK_FCVT_W_S)
|
/dports/lang/sdcc/sdcc-4.0.0/support/sdbinutils/include/opcode/ |
H A D | riscv-opc.h | 337 #define MASK_FCVT_W_S 0xfff0007f macro 992 DECLARE_INSN(fcvt_w_s, MATCH_FCVT_W_S, MASK_FCVT_W_S)
|
/dports/devel/binutils/binutils-2.37/include/opcode/ |
H A D | riscv-opc.h | 361 #define MASK_FCVT_W_S 0xfff0007f macro 1040 DECLARE_INSN(fcvt_w_s, MATCH_FCVT_W_S, MASK_FCVT_W_S)
|
/dports/devel/arm-elf-binutils/binutils-2.37/include/opcode/ |
H A D | riscv-opc.h | 361 #define MASK_FCVT_W_S 0xfff0007f macro 1040 DECLARE_INSN(fcvt_w_s, MATCH_FCVT_W_S, MASK_FCVT_W_S)
|
/dports/devel/gnulibiberty/binutils-2.37/include/opcode/ |
H A D | riscv-opc.h | 361 #define MASK_FCVT_W_S 0xfff0007f macro 1040 DECLARE_INSN(fcvt_w_s, MATCH_FCVT_W_S, MASK_FCVT_W_S)
|
/dports/devel/gdb/gdb-11.1/include/opcode/ |
H A D | riscv-opc.h | 361 #define MASK_FCVT_W_S 0xfff0007f macro 1040 DECLARE_INSN(fcvt_w_s, MATCH_FCVT_W_S, MASK_FCVT_W_S)
|
/dports/devel/arm-elf-binutils/binutils-2.37/opcodes/ |
H A D | riscv-opc.c | 561 {"fcvt.w.s", 0, INSN_CLASS_F, "d,S", MATCH_FCVT_W_S|MASK_RM, MASK_FCVT_W_S|MASK_RM, match… 562 {"fcvt.w.s", 0, INSN_CLASS_F, "d,S,m", MATCH_FCVT_W_S, MASK_FCVT_W_S, match_opcode, 0 },
|
/dports/devel/gdb/gdb-11.1/opcodes/ |
H A D | riscv-opc.c | 561 {"fcvt.w.s", 0, INSN_CLASS_F, "d,S", MATCH_FCVT_W_S|MASK_RM, MASK_FCVT_W_S|MASK_RM, match… 562 {"fcvt.w.s", 0, INSN_CLASS_F, "d,S,m", MATCH_FCVT_W_S, MASK_FCVT_W_S, match_opcode, 0 },
|
/dports/devel/gnulibiberty/binutils-2.37/opcodes/ |
H A D | riscv-opc.c | 561 {"fcvt.w.s", 0, INSN_CLASS_F, "d,S", MATCH_FCVT_W_S|MASK_RM, MASK_FCVT_W_S|MASK_RM, match… 562 {"fcvt.w.s", 0, INSN_CLASS_F, "d,S,m", MATCH_FCVT_W_S, MASK_FCVT_W_S, match_opcode, 0 },
|
/dports/devel/binutils/binutils-2.37/opcodes/ |
H A D | riscv-opc.c | 561 {"fcvt.w.s", 0, INSN_CLASS_F, "d,S", MATCH_FCVT_W_S|MASK_RM, MASK_FCVT_W_S|MASK_RM, match… 562 {"fcvt.w.s", 0, INSN_CLASS_F, "d,S,m", MATCH_FCVT_W_S, MASK_FCVT_W_S, match_opcode, 0 },
|
/dports/devel/openocd/openocd-0.11.0/src/target/riscv/ |
H A D | encoding.h | 557 #define MASK_FCVT_W_S 0xfff0007f macro 2201 DECLARE_INSN(fcvt_w_s, MATCH_FCVT_W_S, MASK_FCVT_W_S)
|
/dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/ |
H A D | encoding.h | 559 #define MASK_FCVT_W_S 0xfff0007f macro 3232 DECLARE_INSN(fcvt_w_s, MATCH_FCVT_W_S, MASK_FCVT_W_S)
|