Home
last modified time | relevance | path

Searched refs:MASK_MSA_2R (Results 1 – 10 of 10) sorted by relevance

/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/mips/tcg/
H A Dmsa_translate.c1943 #define MASK_MSA_2R(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)) | \
1954 switch (MASK_MSA_2R(ctx->opcode)) {
/dports/emulators/qemu60/qemu-6.0.0/target/mips/
H A Dmsa_translate.c1944 #define MASK_MSA_2R(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)) | \ in gen_msa_2r() macro
1955 switch (MASK_MSA_2R(ctx->opcode)) { in gen_msa_2r()
/dports/emulators/py-unicorn/unicorn-1.0.2/qemu/target-mips/
H A Dtranslate.c18225 #define MASK_MSA_2R(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)) | \ in gen_msa_2r() macro
18237 switch (MASK_MSA_2R(ctx->opcode)) { in gen_msa_2r()
/dports/emulators/unicorn/unicorn-1.0.2/qemu/target-mips/
H A Dtranslate.c18225 #define MASK_MSA_2R(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)) | \ in gen_msa_2r() macro
18237 switch (MASK_MSA_2R(ctx->opcode)) { in gen_msa_2r()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/target/mips/
H A Dtranslate.c24292 #define MASK_MSA_2R(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)) | \ in gen_msa_2r() macro
24303 switch (MASK_MSA_2R(ctx->opcode)) { in gen_msa_2r()
/dports/emulators/qemu-utils/qemu-4.2.1/target/mips/
H A Dtranslate.c29625 #define MASK_MSA_2R(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)) | \ in gen_msa_2r() macro
29636 switch (MASK_MSA_2R(ctx->opcode)) { in gen_msa_2r()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/target/mips/
H A Dtranslate.c29732 #define MASK_MSA_2R(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)) | \ in gen_msa_2r() macro
29743 switch (MASK_MSA_2R(ctx->opcode)) { in gen_msa_2r()
/dports/emulators/qemu42/qemu-4.2.1/target/mips/
H A Dtranslate.c29625 #define MASK_MSA_2R(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)) | \ in gen_msa_2r() macro
29636 switch (MASK_MSA_2R(ctx->opcode)) { in gen_msa_2r()
/dports/emulators/qemu5/qemu-5.2.0/target/mips/
H A Dtranslate.c30328 #define MASK_MSA_2R(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)) | \ in gen_msa_2r() macro
30339 switch (MASK_MSA_2R(ctx->opcode)) { in gen_msa_2r()
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/mips/
H A Dtranslate.c30486 #define MASK_MSA_2R(op) (MASK_MSA_MINOR(op) | (op & (0x1f << 21)) | \ in gen_msa_2r() macro
30497 switch (MASK_MSA_2R(ctx->opcode)) { in gen_msa_2r()