Home
last modified time | relevance | path

Searched refs:MATCH_C_FSW (Results 1 – 13 of 13) sorted by relevance

/dports/devel/radare2/radare2-5.1.1/libr/asm/arch/riscv/
H A Driscv-opc.c427 {"fsw", "32C", "CD,Ck(Cs)", MATCH_C_FSW, MASK_C_FSW, match_opcode, INSN_ALIAS },
644 {"c.fsw", "32C", "CD,Ck(Cs)", MATCH_C_FSW, MASK_C_FSW, match_opcode, 0 },
H A Driscv-opc.h448 #define MATCH_C_FSW 0xe000 macro
995 DECLARE_INSN(c_fsw, MATCH_C_FSW, MASK_C_FSW)
/dports/lang/sdcc/sdcc-4.0.0/support/sdbinutils/include/opcode/
H A Driscv-opc.h450 #define MATCH_C_FSW 0xe000 macro
1049 DECLARE_INSN(c_fsw, MATCH_C_FSW, MASK_C_FSW)
/dports/devel/binutils/binutils-2.37/include/opcode/
H A Driscv-opc.h546 #define MATCH_C_FSW 0xe000 macro
1129 DECLARE_INSN(c_fsw, MATCH_C_FSW, MASK_C_FSW)
/dports/devel/arm-elf-binutils/binutils-2.37/include/opcode/
H A Driscv-opc.h546 #define MATCH_C_FSW 0xe000 macro
1129 DECLARE_INSN(c_fsw, MATCH_C_FSW, MASK_C_FSW)
/dports/devel/gnulibiberty/binutils-2.37/include/opcode/
H A Driscv-opc.h546 #define MATCH_C_FSW 0xe000 macro
1129 DECLARE_INSN(c_fsw, MATCH_C_FSW, MASK_C_FSW)
/dports/devel/gdb/gdb-11.1/include/opcode/
H A Driscv-opc.h546 #define MATCH_C_FSW 0xe000 macro
1129 DECLARE_INSN(c_fsw, MATCH_C_FSW, MASK_C_FSW)
/dports/devel/arm-elf-binutils/binutils-2.37/opcodes/
H A Driscv-opc.c528 {"fsw", 32, INSN_CLASS_F_AND_C, "CD,Ck(Cs)", MATCH_C_FSW, MASK_C_FSW, match_opcode, INSN_ALIA…
752 {"c.fsw", 32, INSN_CLASS_F_AND_C, "CD,Ck(Cs)", MATCH_C_FSW, MASK_C_FSW, match_opcode, INSN_DREF…
/dports/devel/gdb/gdb-11.1/opcodes/
H A Driscv-opc.c528 {"fsw", 32, INSN_CLASS_F_AND_C, "CD,Ck(Cs)", MATCH_C_FSW, MASK_C_FSW, match_opcode, INSN_ALIA…
752 {"c.fsw", 32, INSN_CLASS_F_AND_C, "CD,Ck(Cs)", MATCH_C_FSW, MASK_C_FSW, match_opcode, INSN_DREF…
/dports/devel/gnulibiberty/binutils-2.37/opcodes/
H A Driscv-opc.c528 {"fsw", 32, INSN_CLASS_F_AND_C, "CD,Ck(Cs)", MATCH_C_FSW, MASK_C_FSW, match_opcode, INSN_ALIA…
752 {"c.fsw", 32, INSN_CLASS_F_AND_C, "CD,Ck(Cs)", MATCH_C_FSW, MASK_C_FSW, match_opcode, INSN_DREF…
/dports/devel/binutils/binutils-2.37/opcodes/
H A Driscv-opc.c528 {"fsw", 32, INSN_CLASS_F_AND_C, "CD,Ck(Cs)", MATCH_C_FSW, MASK_C_FSW, match_opcode, INSN_ALIA…
752 {"c.fsw", 32, INSN_CLASS_F_AND_C, "CD,Ck(Cs)", MATCH_C_FSW, MASK_C_FSW, match_opcode, INSN_DREF…
/dports/devel/openocd/openocd-0.11.0/src/target/riscv/
H A Dencoding.h768 #define MATCH_C_FSW 0xe000 macro
2307 DECLARE_INSN(c_fsw, MATCH_C_FSW, MASK_C_FSW)
/dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/
H A Dencoding.h1116 #define MATCH_C_FSW 0xe000 macro
3511 DECLARE_INSN(c_fsw, MATCH_C_FSW, MASK_C_FSW)