Home
last modified time | relevance | path

Searched refs:MDCLKH (Results 1 – 25 of 94) sorted by relevance

1234

/dports/emulators/qemu42/qemu-4.2.1/roms/ipxe/src/drivers/net/
H A Ddavicom.c86 #define MDCLKH 0x10000 macro
285 outl(phy_data|MDCLKH, ee_addr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu5/qemu-5.2.0/roms/ipxe/src/drivers/net/
H A Ddavicom.c86 #define MDCLKH 0x10000 macro
285 outl(phy_data|MDCLKH, ee_addr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/ipxe/src/drivers/net/
H A Ddavicom.c86 #define MDCLKH 0x10000 macro
285 outl(phy_data|MDCLKH, ee_addr); /* MII Clock High */ in phy_write_1bit()
/dports/sysutils/syslinux/syslinux-6.03/gpxe/src/drivers/net/
H A Ddavicom.c89 #define MDCLKH 0x10000 macro
302 outl(phy_data|MDCLKH, ee_addr); /* MII Clock High */ in phy_write_1bit()
/dports/net/ipxe/ipxe-2265a65/src/drivers/net/
H A Ddavicom.c86 #define MDCLKH 0x10000 macro
285 outl(phy_data|MDCLKH, ee_addr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/ipxe/src/drivers/net/
H A Ddavicom.c86 #define MDCLKH 0x10000 macro
285 outl(phy_data|MDCLKH, ee_addr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/ipxe/src/drivers/net/
H A Ddavicom.c86 #define MDCLKH 0x10000 macro
285 outl(phy_data|MDCLKH, ee_addr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu/qemu-6.2.0/roms/ipxe/src/drivers/net/
H A Ddavicom.c86 #define MDCLKH 0x10000 macro
285 outl(phy_data|MDCLKH, ee_addr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu60/qemu-6.0.0/roms/ipxe/src/drivers/net/
H A Ddavicom.c86 #define MDCLKH 0x10000 macro
285 outl(phy_data|MDCLKH, ee_addr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/net/
H A Duli526x.c74 #define MDCLKH 0x10000 macro
944 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/drivers/net/
H A Duli526x.c78 #define MDCLKH 0x10000 macro
942 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/net/
H A Duli526x.c74 #define MDCLKH 0x10000 macro
944 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/drivers/net/
H A Duli526x.c78 #define MDCLKH 0x10000 macro
942 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/net/
H A Duli526x.c75 #define MDCLKH 0x10000 macro
945 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/net/
H A Duli526x.c75 #define MDCLKH 0x10000 macro
945 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/net/
H A Duli526x.c75 #define MDCLKH 0x10000 macro
945 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/drivers/net/
H A Duli526x.c78 #define MDCLKH 0x10000 macro
942 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/drivers/net/
H A Duli526x.c74 #define MDCLKH 0x10000 macro
944 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/drivers/net/
H A Duli526x.c78 #define MDCLKH 0x10000 macro
942 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/net/
H A Duli526x.c75 #define MDCLKH 0x10000 macro
945 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/net/
H A Duli526x.c75 #define MDCLKH 0x10000 macro
945 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/net/
H A Duli526x.c75 #define MDCLKH 0x10000 macro
945 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/net/
H A Duli526x.c75 #define MDCLKH 0x10000 macro
945 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/net/
H A Duli526x.c75 #define MDCLKH 0x10000 macro
945 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/net/
H A Duli526x.c75 #define MDCLKH 0x10000 macro
945 outl(phy_data | MDCLKH, ioaddr); /* MII Clock High */ in phy_write_1bit()

1234