Home
last modified time | relevance | path

Searched refs:MDIO_WRITE1 (Results 1 – 25 of 97) sorted by relevance

1234

/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/net/
H A Dns8382x.c453 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
464 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
466 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
479 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
506 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/emulators/qemu42/qemu-4.2.1/roms/ipxe/src/drivers/net/
H A Dw89c840.c792 #define MDIO_WRITE1 (MDIO_DataOut | MDIO_EnbOutput) macro
802 writel(MDIO_WRITE1, mdio_addr); in mdio_sync()
804 writel(MDIO_WRITE1 | MDIO_ShiftClk, mdio_addr); in mdio_sync()
820 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
853 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0;
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/drivers/net/
H A Dns8382x.c454 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
465 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
467 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
480 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
507 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/emulators/qemu5/qemu-5.2.0/roms/ipxe/src/drivers/net/
H A Dw89c840.c792 #define MDIO_WRITE1 (MDIO_DataOut | MDIO_EnbOutput) macro
802 writel(MDIO_WRITE1, mdio_addr); in mdio_sync()
804 writel(MDIO_WRITE1 | MDIO_ShiftClk, mdio_addr); in mdio_sync()
820 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
853 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0;
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/net/
H A Dns8382x.c453 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
464 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
466 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
479 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
506 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/drivers/net/
H A Dns8382x.c454 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
465 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
467 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
480 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
507 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/drivers/net/
H A Dns8382x.c454 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
465 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
467 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
480 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
507 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/drivers/net/
H A Dns8382x.c453 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
464 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
466 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
479 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
506 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/drivers/net/
H A Dns8382x.c454 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
465 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
467 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
480 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
507 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/ipxe/src/drivers/net/
H A Dw89c840.c792 #define MDIO_WRITE1 (MDIO_DataOut | MDIO_EnbOutput) macro
802 writel(MDIO_WRITE1, mdio_addr); in mdio_sync()
804 writel(MDIO_WRITE1 | MDIO_ShiftClk, mdio_addr); in mdio_sync()
820 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
853 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0;
/dports/emulators/qemu-utils/qemu-4.2.1/roms/ipxe/src/drivers/net/
H A Dw89c840.c792 #define MDIO_WRITE1 (MDIO_DataOut | MDIO_EnbOutput) macro
802 writel(MDIO_WRITE1, mdio_addr); in mdio_sync()
804 writel(MDIO_WRITE1 | MDIO_ShiftClk, mdio_addr); in mdio_sync()
820 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
853 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0;
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/drivers/net/
H A Dns8382x.c454 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
465 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
467 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
480 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
507 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/net/
H A Dns8382x.c455 #define MDIO_WRITE1 (MDIO_Data | MDIO_EnbOutput) macro
466 OUTL(dev, MDIO_WRITE1, offset); in mdio_sync()
468 OUTL(dev, MDIO_WRITE1 | MDIO_ShiftClk, offset); in mdio_sync()
481 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_read()
508 int dataval = (mii_cmd & (1 << i)) ? MDIO_WRITE1 : MDIO_WRITE0; in mdio_write()

1234