Home
last modified time | relevance | path

Searched refs:MDREFR_K1FREE (Results 1 – 25 of 79) sorted by relevance

1234

/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/arm/mach-pxa/include/mach/
H A Dsmemc.h59 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/arm/mach-pxa/include/mach/
H A Dsmemc.h59 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/multimedia/libv4l/linux-5.13-rc2/arch/arm/mach-pxa/include/mach/
H A Dsmemc.h59 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/pxa/
H A Dclk-pxa.c23 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/pxa/
H A Dclk-pxa.c23 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/pxa/
H A Dclk-pxa.c23 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/devel/openwince-include/include-0.4.2/arm/pxa2x0/
H A Dmc.h183 #define MDREFR_K1FREE bit(24) macro
/dports/devel/urjtag/urjtag-2021.03/src/bus/
H A Dpxa2x0_mc.h184 #define MDREFR_K1FREE URJ_BIT (24) macro
/dports/devel/codeblocks/codeblocks-20.03/src/plugins/scriptedwizard/resources/arm/files/phyCORE-PXA255/h/
H A Dpxa255regs.h1022 #define MDREFR_K1FREE (1 << 24) macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2472 #define MDREFR_K1FREE (1 << 24) /* SDRAM Free-Running Control */ macro

1234