Home
last modified time | relevance | path

Searched refs:MMC_I_MASK (Results 1 – 25 of 94) sorted by relevance

1234

/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/drivers/mmc/
H A Dpxa_mmc.c63 MMC_I_MASK = ~MMC_I_MASK_CLK_IS_OFF; in mmc_cmd()
69 MMC_I_MASK = ~MMC_I_MASK_END_CMD_RES; in mmc_cmd()
126 MMC_I_MASK = ~MMC_I_MASK_RXFIFO_RD_REQ; in mmc_block_read()
146 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_read()
186 MMC_I_MASK = ~MMC_I_MASK_TXFIFO_WR_REQ; in mmc_block_write()
205 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_write()
207 MMC_I_MASK = ~MMC_I_MASK_PRG_DONE; in mmc_block_write()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/drivers/mmc/
H A Dpxa_mmc.c63 MMC_I_MASK = ~MMC_I_MASK_CLK_IS_OFF; in mmc_cmd()
69 MMC_I_MASK = ~MMC_I_MASK_END_CMD_RES; in mmc_cmd()
126 MMC_I_MASK = ~MMC_I_MASK_RXFIFO_RD_REQ; in mmc_block_read()
146 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_read()
186 MMC_I_MASK = ~MMC_I_MASK_TXFIFO_WR_REQ; in mmc_block_write()
205 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_write()
207 MMC_I_MASK = ~MMC_I_MASK_PRG_DONE; in mmc_block_write()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/drivers/mmc/
H A Dpxa_mmc.c63 MMC_I_MASK = ~MMC_I_MASK_CLK_IS_OFF; in mmc_cmd()
69 MMC_I_MASK = ~MMC_I_MASK_END_CMD_RES; in mmc_cmd()
126 MMC_I_MASK = ~MMC_I_MASK_RXFIFO_RD_REQ; in mmc_block_read()
146 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_read()
186 MMC_I_MASK = ~MMC_I_MASK_TXFIFO_WR_REQ; in mmc_block_write()
205 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_write()
207 MMC_I_MASK = ~MMC_I_MASK_PRG_DONE; in mmc_block_write()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/drivers/mmc/
H A Dpxa_mmc.c63 MMC_I_MASK = ~MMC_I_MASK_CLK_IS_OFF; in mmc_cmd()
69 MMC_I_MASK = ~MMC_I_MASK_END_CMD_RES; in mmc_cmd()
126 MMC_I_MASK = ~MMC_I_MASK_RXFIFO_RD_REQ; in mmc_block_read()
146 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_read()
186 MMC_I_MASK = ~MMC_I_MASK_TXFIFO_WR_REQ; in mmc_block_write()
205 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_write()
207 MMC_I_MASK = ~MMC_I_MASK_PRG_DONE; in mmc_block_write()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/drivers/mmc/
H A Dpxa_mmc.c63 MMC_I_MASK = ~MMC_I_MASK_CLK_IS_OFF; in mmc_cmd()
69 MMC_I_MASK = ~MMC_I_MASK_END_CMD_RES; in mmc_cmd()
126 MMC_I_MASK = ~MMC_I_MASK_RXFIFO_RD_REQ; in mmc_block_read()
146 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_read()
186 MMC_I_MASK = ~MMC_I_MASK_TXFIFO_WR_REQ; in mmc_block_write()
205 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_write()
207 MMC_I_MASK = ~MMC_I_MASK_PRG_DONE; in mmc_block_write()
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/drivers/mmc/
H A Dpxa_mmc.c63 MMC_I_MASK = ~MMC_I_MASK_CLK_IS_OFF; in mmc_cmd()
69 MMC_I_MASK = ~MMC_I_MASK_END_CMD_RES; in mmc_cmd()
126 MMC_I_MASK = ~MMC_I_MASK_RXFIFO_RD_REQ; in mmc_block_read()
146 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_read()
186 MMC_I_MASK = ~MMC_I_MASK_TXFIFO_WR_REQ; in mmc_block_write()
205 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_write()
207 MMC_I_MASK = ~MMC_I_MASK_PRG_DONE; in mmc_block_write()
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/drivers/mmc/
H A Dpxa_mmc.c63 MMC_I_MASK = ~MMC_I_MASK_CLK_IS_OFF; in mmc_cmd()
69 MMC_I_MASK = ~MMC_I_MASK_END_CMD_RES; in mmc_cmd()
126 MMC_I_MASK = ~MMC_I_MASK_RXFIFO_RD_REQ; in mmc_block_read()
146 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_read()
186 MMC_I_MASK = ~MMC_I_MASK_TXFIFO_WR_REQ; in mmc_block_write()
205 MMC_I_MASK = ~MMC_I_MASK_DATA_TRAN_DONE; in mmc_block_write()
207 MMC_I_MASK = ~MMC_I_MASK_PRG_DONE; in mmc_block_write()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/mmc/host/
H A Dpxamci.h53 #define MMC_I_MASK 0x0028 macro
H A Dpxamci.c143 writel(host->imask, host->base + MMC_I_MASK); in pxamci_enable_irq()
153 writel(host->imask, host->base + MMC_I_MASK); in pxamci_disable_irq()
380 ireg = readl(host->base + MMC_I_REG) & ~readl(host->base + MMC_I_MASK); in pxamci_irq()
704 writel(host->imask, host->base + MMC_I_MASK); in pxamci_probe()
797 host->base + MMC_I_MASK); in pxamci_remove()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/mmc/host/
H A Dpxamci.h53 #define MMC_I_MASK 0x0028 macro
H A Dpxamci.c143 writel(host->imask, host->base + MMC_I_MASK); in pxamci_enable_irq()
153 writel(host->imask, host->base + MMC_I_MASK); in pxamci_disable_irq()
380 ireg = readl(host->base + MMC_I_REG) & ~readl(host->base + MMC_I_MASK); in pxamci_irq()
704 writel(host->imask, host->base + MMC_I_MASK); in pxamci_probe()
797 host->base + MMC_I_MASK); in pxamci_remove()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/mmc/host/
H A Dpxamci.h53 #define MMC_I_MASK 0x0028 macro
H A Dpxamci.c143 writel(host->imask, host->base + MMC_I_MASK); in pxamci_enable_irq()
153 writel(host->imask, host->base + MMC_I_MASK); in pxamci_disable_irq()
380 ireg = readl(host->base + MMC_I_REG) & ~readl(host->base + MMC_I_MASK); in pxamci_irq()
704 writel(host->imask, host->base + MMC_I_MASK); in pxamci_probe()
797 host->base + MMC_I_MASK); in pxamci_remove()
/dports/emulators/qemu/qemu-6.2.0/hw/sd/
H A Dpxa2xx_mmci.c126 #define MMC_I_MASK 0x28 /* MMC Interrupt Mask register */ macro
314 case MMC_I_MASK: in pxa2xx_mmci_read()
433 case MMC_I_MASK: in pxa2xx_mmci_write()
/dports/emulators/qemu60/qemu-6.0.0/hw/sd/
H A Dpxa2xx_mmci.c126 #define MMC_I_MASK 0x28 /* MMC Interrupt Mask register */ macro
314 case MMC_I_MASK: in pxa2xx_mmci_read()
433 case MMC_I_MASK: in pxa2xx_mmci_write()
/dports/emulators/qemu5/qemu-5.2.0/hw/sd/
H A Dpxa2xx_mmci.c126 #define MMC_I_MASK 0x28 /* MMC Interrupt Mask register */ macro
314 case MMC_I_MASK: in pxa2xx_mmci_read()
433 case MMC_I_MASK: in pxa2xx_mmci_write()
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/sd/
H A Dpxa2xx_mmci.c126 #define MMC_I_MASK 0x28 /* MMC Interrupt Mask register */ macro
314 case MMC_I_MASK: in pxa2xx_mmci_read()
433 case MMC_I_MASK: in pxa2xx_mmci_write()
/dports/emulators/qemu42/qemu-4.2.1/hw/sd/
H A Dpxa2xx_mmci.c127 #define MMC_I_MASK 0x28 /* MMC Interrupt Mask register */ macro
315 case MMC_I_MASK: in pxa2xx_mmci_read()
434 case MMC_I_MASK: in pxa2xx_mmci_write()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/sd/
H A Dpxa2xx_mmci.c126 #define MMC_I_MASK 0x28 /* MMC Interrupt Mask register */ macro
314 case MMC_I_MASK: in pxa2xx_mmci_read()
433 case MMC_I_MASK: in pxa2xx_mmci_write()
/dports/emulators/qemu-utils/qemu-4.2.1/hw/sd/
H A Dpxa2xx_mmci.c127 #define MMC_I_MASK 0x28 /* MMC Interrupt Mask register */ macro
315 case MMC_I_MASK: in pxa2xx_mmci_read()
434 case MMC_I_MASK: in pxa2xx_mmci_write()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/sd/
H A Dpxa2xx_mmci.c127 #define MMC_I_MASK 0x28 /* MMC Interrupt Mask register */
315 case MMC_I_MASK:
434 case MMC_I_MASK:
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/sd/
H A Dpxa2xx_mmci.c127 #define MMC_I_MASK 0x28 /* MMC Interrupt Mask register */ macro
315 case MMC_I_MASK: in pxa2xx_mmci_read()
434 case MMC_I_MASK: in pxa2xx_mmci_write()
/dports/devel/openwince-include/include-0.4.2/arm/pxa2x0/
H A Dmmc.h100 #define MMC_I_MASK MMC_pointer->mmc_i_mask macro
/dports/devel/codeblocks/codeblocks-20.03/src/plugins/scriptedwizard/resources/arm/files/phyCORE-PXA255/h/
H A Dpxa255regs.h932 #define MMC_I_MASK __REG(MMC_BASE+0x0028) macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h2078 #define MMC_I_MASK 0x41100028 /* Interrupt Mask */ macro

1234