Home
last modified time | relevance | path

Searched refs:MSR_P4_CRU_ESCR0 (Results 1 – 25 of 75) sorted by relevance

123

/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/x86/events/intel/
H A Dp4.c437 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
447 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
473 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
500 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
1147 P4_ESCR_MSR_TABLE_ENTRY(MSR_P4_CRU_ESCR0),
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/x86/events/intel/
H A Dp4.c437 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
447 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
473 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
500 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
1147 P4_ESCR_MSR_TABLE_ENTRY(MSR_P4_CRU_ESCR0),
/dports/multimedia/libv4l/linux-5.13-rc2/arch/x86/events/intel/
H A Dp4.c437 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
447 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
473 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
500 .escr_msr = { MSR_P4_CRU_ESCR0, MSR_P4_CRU_ESCR1 },
1147 P4_ESCR_MSR_TABLE_ENTRY(MSR_P4_CRU_ESCR0),
/dports/lang/gnatdroid-sysroot-x86/android-19-x86/usr/include/asm/
H A Dmsr-index.h256 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/textproc/wiggle/wiggle-1.3/tests/contrib/nmi.c/
H A Dmerge176 wrmsr(MSR_P4_CRU_ESCR0, 0, 0);
338 wrmsr(MSR_P4_CRU_ESCR0, P4_NMI_CRU_ESCR0, 0);
H A Dorig175 wrmsr(MSR_P4_CRU_ESCR0, 0, 0);
337 wrmsr(MSR_P4_CRU_ESCR0, P4_NMI_CRU_ESCR0, 0);
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/x86/include/asm/
H A Dmsr-index.h489 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/arch/x86/include/asm/
H A Dmsr-index.h527 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/x86/include/asm/
H A Dmsr-index.h527 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/x86/include/asm/
H A Dmsr-index.h527 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/arch/x86/include/asm/
H A Dmsr-index.h527 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/arch/x86/include/asm/
H A Dmsr-index.h527 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/x86/include/asm/
H A Dmsr-index.h552 #define MSR_P4_CRU_ESCR0 0x000003b8 macro

123