Home
last modified time | relevance | path

Searched refs:MSTATUS_SUM (Results 1 – 25 of 38) sorted by relevance

12

/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/target/riscv/
H A Dop_helper.c120 MSTATUS_MPRV | MSTATUS_SUM | MSTATUS_VM)) { in csr_write_helper()
124 MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | in csr_write_helper()
131 MSTATUS_MPRV | MSTATUS_SUM)) { in csr_write_helper()
135 MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | in csr_write_helper()
H A Dcpu_bits.h260 #define MSTATUS_SUM 0x00040000 /* since: priv-1.10 */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/target/riscv/
H A Dcsr.c315 MSTATUS_MPRV | MSTATUS_SUM | MSTATUS_VM)) { in write_mstatus()
319 MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | in write_mstatus()
326 MSTATUS_MPRV | MSTATUS_SUM)) { in write_mstatus()
330 MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | in write_mstatus()
H A Dcpu_bits.h348 #define MSTATUS_SUM 0x00040000 /* since: priv-1.10 */ macro
/dports/emulators/qemu42/qemu-4.2.1/target/riscv/
H A Dcsr.c315 MSTATUS_MPRV | MSTATUS_SUM | MSTATUS_VM)) { in write_mstatus()
319 MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | in write_mstatus()
326 MSTATUS_MPRV | MSTATUS_SUM)) { in write_mstatus()
330 MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | in write_mstatus()
H A Dcpu_bits.h348 #define MSTATUS_SUM 0x00040000 /* since: priv-1.10 */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/opensbi/include/sbi/
H A Driscv_encoding.h30 #define MSTATUS_SUM _UL(0x00040000) macro
58 #define SSTATUS_SUM MSTATUS_SUM
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/opensbi/include/sbi/
H A Driscv_encoding.h29 #define MSTATUS_SUM _UL(0x00040000) macro
56 #define SSTATUS_SUM MSTATUS_SUM
/dports/emulators/qemu60/qemu-6.0.0/roms/opensbi/include/sbi/
H A Driscv_encoding.h30 #define MSTATUS_SUM _UL(0x00040000) macro
58 #define SSTATUS_SUM MSTATUS_SUM
/dports/sysutils/opensbi/opensbi-0.9/include/sbi/
H A Driscv_encoding.h30 #define MSTATUS_SUM _UL(0x00040000) macro
58 #define SSTATUS_SUM MSTATUS_SUM
/dports/emulators/qemu/qemu-6.2.0/roms/opensbi/include/sbi/
H A Driscv_encoding.h30 #define MSTATUS_SUM _UL(0x00040000) macro
58 #define SSTATUS_SUM MSTATUS_SUM
/dports/emulators/qemu-guest-agent/qemu-5.0.1/target/riscv/
H A Dcsr.c363 MSTATUS_MPRV | MSTATUS_SUM | MSTATUS_VM)) { in write_mstatus()
367 MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | in write_mstatus()
374 MSTATUS_MPRV | MSTATUS_SUM)) { in write_mstatus()
378 MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | in write_mstatus()
H A Dcpu_bits.h360 #define MSTATUS_SUM 0x00040000 /* since: priv-1.10 */ macro
H A Dcpu_helper.c113 target_ulong mstatus_mask = MSTATUS_MXR | MSTATUS_SUM | MSTATUS_FS | in riscv_cpu_swap_hypervisor_regs()
382 sum = get_field(env->mstatus, MSTATUS_SUM); in get_physical_address()
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/riscv/
H A Dcsr.c374 MSTATUS_MPRV | MSTATUS_SUM | MSTATUS_VM)) { in write_mstatus()
378 MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | in write_mstatus()
385 MSTATUS_MPRV | MSTATUS_SUM)) { in write_mstatus()
389 MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | in write_mstatus()
H A Dcpu_bits.h366 #define MSTATUS_SUM 0x00040000 /* since: priv-1.10 */ macro
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/riscv/
H A Dcpu_bits.h350 #define MSTATUS_SUM 0x00040000 /* since: priv-1.10 */ macro
H A Dcpu_helper.c110 uint64_t mstatus_mask = MSTATUS_MXR | MSTATUS_SUM | MSTATUS_FS | in riscv_cpu_swap_hypervisor_regs()
432 sum = get_field(env->mstatus, MSTATUS_SUM) || use_background || is_debug; in get_physical_address()
/dports/emulators/qemu5/qemu-5.2.0/target/riscv/
H A Dcpu_bits.h378 #define MSTATUS_SUM 0x00040000 /* since: priv-1.10 */ macro
H A Dcpu_helper.c113 uint64_t mstatus_mask = MSTATUS_MXR | MSTATUS_SUM | MSTATUS_FS | in riscv_cpu_swap_hypervisor_regs()
370 sum = get_field(env->mstatus, MSTATUS_SUM); in get_physical_address()
/dports/emulators/qemu/qemu-6.2.0/target/riscv/
H A Dcpu_bits.h382 #define MSTATUS_SUM 0x00040000 /* since: priv-1.10 */ macro
/dports/emulators/qemu60/qemu-6.0.0/target/riscv/
H A Dcpu_bits.h379 #define MSTATUS_SUM 0x00040000 /* since: priv-1.10 */ macro
H A Dcpu_helper.c114 uint64_t mstatus_mask = MSTATUS_MXR | MSTATUS_SUM | MSTATUS_FS | in riscv_cpu_swap_hypervisor_regs()
419 sum = get_field(env->mstatus, MSTATUS_SUM) || use_background; in get_physical_address()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/opensbi/include/sbi/
H A Driscv_encoding.h35 #define MSTATUS_SUM 0x00040000 macro
/dports/emulators/qemu42/qemu-4.2.1/roms/opensbi/include/sbi/
H A Driscv_encoding.h35 #define MSTATUS_SUM 0x00040000 macro

12