/dports/lang/gomacro/gomacro-2.7-304-g2f4dc7c/jit/common/ |
H A D | op.go | 159 type Op3 uint8 type 162 ADD3 = Op3(ADD2) 163 SUB3 = Op3(SUB2) 164 ADC3 = Op3(ADC2) 165 SBB3 = Op3(SBB2) 166 MUL3 = Op3(MUL2) 167 DIV3 = Op3(DIV2) 168 REM3 = Op3(REM2) 170 AND3 = Op3(AND2) 171 OR3 = Op3(OR2) [all …]
|
/dports/math/mpir/mpir-3.0.0/mpn/x86_64w/skylake/avx/ |
H A D | add_n.asm | 31 %define Op3 RCX 72 add Op3, 8 82 mov [Op3], Limb0 85 mov [Op3+8], Limb0 90 add Op3, 16 100 mov [Op3], Limb0 103 mov [Op3+8], Limb0 113 lea Op3, [Op3+32] 125 mov [Op3], Limb0 135 mov [Op3+8], Limb0 [all …]
|
H A D | sub_n.asm | 31 %define Op3 RCX 70 add Op3, 8 80 mov [Op3], Limb0 83 mov [Op3+8], Limb0 88 add Op3, 16 98 mov [Op3], Limb0 101 mov [Op3+8], Limb0 111 lea Op3, [Op3+32] 123 mov [Op3], Limb0 133 mov [Op3+8], Limb0 [all …]
|
/dports/lang/erlang-runtime23/otp-OTP-23.3.4.10/lib/hipe/sparc/ |
H A D | hipe_sparc_encode.erl | 70 format3a(Op, Rd, Op3, Rs1, Rs2) -> 73 format3ax(Op, Rd, Op3, Rs1, Rs2) -> 76 format3b(Op, Rd, Op3, Rs1, Simm13) -> 88 format3a(Op, Rd, Op3, Rs1, Rs2); 93 format3ab({Rs1,Src2,Rd}, Op3, Op) -> format3ab(Op, Rd, Op3, Rs1, Src2). 96 format3c(Op, Rd, Op3, Rs1, Opf, Rs2) -> 99 format3d(Op, Rd, Op3, Rs1, I, Rs2) -> 164 alu(Opnds, Op3) -> format3ab(Opnds, Op3, 2#10). 206 shift32({{r,Rs1},Src2,{r,Rd}}, Op3) -> 235 ld(Opnds, Op3) -> format3ab(Opnds, Op3, 2#11). [all …]
|
/dports/lang/erlang-runtime22/otp-OTP-22.3.4.24/lib/hipe/sparc/ |
H A D | hipe_sparc_encode.erl | 70 format3a(Op, Rd, Op3, Rs1, Rs2) -> 73 format3ax(Op, Rd, Op3, Rs1, Rs2) -> 76 format3b(Op, Rd, Op3, Rs1, Simm13) -> 88 format3a(Op, Rd, Op3, Rs1, Rs2); 93 format3ab({Rs1,Src2,Rd}, Op3, Op) -> format3ab(Op, Rd, Op3, Rs1, Src2). 96 format3c(Op, Rd, Op3, Rs1, Opf, Rs2) -> 99 format3d(Op, Rd, Op3, Rs1, I, Rs2) -> 164 alu(Opnds, Op3) -> format3ab(Opnds, Op3, 2#10). 206 shift32({{r,Rs1},Src2,{r,Rd}}, Op3) -> 235 ld(Opnds, Op3) -> format3ab(Opnds, Op3, 2#11). [all …]
|
/dports/lang/erlang-runtime21/otp-OTP-21.3.8.24/lib/hipe/sparc/ |
H A D | hipe_sparc_encode.erl | 70 format3a(Op, Rd, Op3, Rs1, Rs2) -> 73 format3ax(Op, Rd, Op3, Rs1, Rs2) -> 76 format3b(Op, Rd, Op3, Rs1, Simm13) -> 88 format3a(Op, Rd, Op3, Rs1, Rs2); 93 format3ab({Rs1,Src2,Rd}, Op3, Op) -> format3ab(Op, Rd, Op3, Rs1, Src2). 96 format3c(Op, Rd, Op3, Rs1, Opf, Rs2) -> 99 format3d(Op, Rd, Op3, Rs1, I, Rs2) -> 164 alu(Opnds, Op3) -> format3ab(Opnds, Op3, 2#10). 206 shift32({{r,Rs1},Src2,{r,Rd}}, Op3) -> 235 ld(Opnds, Op3) -> format3ab(Opnds, Op3, 2#11). [all …]
|
/dports/math/mpir/mpir-3.0.0/mpn/x86_64/k8/k10/k102/ |
H A D | rsh1add_n.asm.ign | 21 # Op3 := (Op1 + Op2)>>1 38 define(`Op3', %rdi) 59 define(`Op3', %r9) 138 mov Limb0, (Op3) 142 add $8, Op3 159 mov Limb0, (Op3) 164 add $16, Op3 187 mov Limb0, (Op3) 194 add $32, Op3 231 mov Limb0, (Op3) [all …]
|
/dports/math/mpir/mpir-3.0.0/mpn/x86_64w/haswell/ |
H A D | nsumdiff_n.asm | 40 %define Op3 RDI 91 mov [Op3], Limb2 97 add Op3, 8 117 add Op3, 8 142 mov [Op3], Limb3 148 add Op3, 16 166 mov [Op3], Limb0 202 add Op3, 32 227 mov [Op3], Limb0 246 lea Op3, [Op3 + 64] [all …]
|
H A D | sumdiff_n.asm | 43 %define Op3 RCX 51 %define Op3 RDI 94 mov [Op3], Limb2 105 add Op3, 8 122 mov [Op3], Limb3 125 mov [Op3+8], Limb4 139 add Op3, 16 155 mov [Op3], Limb0 188 add Op3, 32 212 mov [Op3], Limb0 [all …]
|
/dports/math/mpir/mpir-3.0.0/mpn/x86_64w/skylake/ |
H A D | sumdiff_n.asm | 43 %define Op3 RCX 51 %define Op3 RDI 94 mov [Op3], Limb2 105 add Op3, 8 122 mov [Op3], Limb3 125 mov [Op3+8], Limb4 139 add Op3, 16 155 mov [Op3], Limb0 188 add Op3, 32 212 mov [Op3], Limb0 [all …]
|
/dports/devel/capstone4/capstone-4.0.2/arch/XCore/ |
H A D | XCoreDisassembler.c | 512 unsigned Op1, Op2, Op3; in Decode3RInstruction() local 526 unsigned Op1, Op2, Op3; in Decode3RImmInstruction() local 540 unsigned Op1, Op2, Op3; in Decode2RUSInstruction() local 545 MCOperand_CreateImm0(Inst, Op3); in Decode2RUSInstruction() 554 unsigned Op1, Op2, Op3; in Decode2RUSBitpInstruction() local 568 unsigned Op1, Op2, Op3; in DecodeL3RInstruction() local 583 unsigned Op1, Op2, Op3; in DecodeL3RSrcDstInstruction() local 599 unsigned Op1, Op2, Op3; in DecodeL2RUSInstruction() local 614 unsigned Op1, Op2, Op3; in DecodeL2RUSBitpInstruction() local 691 unsigned Op1, Op2, Op3; in DecodeL4RSrcDstInstruction() local [all …]
|
/dports/devel/capstone3/capstone-3.0.5/arch/XCore/ |
H A D | XCoreDisassembler.c | 509 unsigned Op1, Op2, Op3; in Decode3RInstruction() local 523 unsigned Op1, Op2, Op3; in Decode3RImmInstruction() local 537 unsigned Op1, Op2, Op3; in Decode2RUSInstruction() local 542 MCOperand_CreateImm0(Inst, Op3); in Decode2RUSInstruction() 551 unsigned Op1, Op2, Op3; in Decode2RUSBitpInstruction() local 565 unsigned Op1, Op2, Op3; in DecodeL3RInstruction() local 580 unsigned Op1, Op2, Op3; in DecodeL3RSrcDstInstruction() local 596 unsigned Op1, Op2, Op3; in DecodeL2RUSInstruction() local 611 unsigned Op1, Op2, Op3; in DecodeL2RUSBitpInstruction() local 688 unsigned Op1, Op2, Op3; in DecodeL4RSrcDstInstruction() local [all …]
|
/dports/emulators/qemu42/qemu-4.2.1/capstone/arch/XCore/ |
H A D | XCoreDisassembler.c | 509 unsigned Op1, Op2, Op3; in Decode3RInstruction() local 523 unsigned Op1, Op2, Op3; in Decode3RImmInstruction() local 537 unsigned Op1, Op2, Op3; in Decode2RUSInstruction() local 542 MCOperand_CreateImm0(Inst, Op3); in Decode2RUSInstruction() 551 unsigned Op1, Op2, Op3; in Decode2RUSBitpInstruction() local 565 unsigned Op1, Op2, Op3; in DecodeL3RInstruction() local 580 unsigned Op1, Op2, Op3; in DecodeL3RSrcDstInstruction() local 596 unsigned Op1, Op2, Op3; in DecodeL2RUSInstruction() local 611 unsigned Op1, Op2, Op3; in DecodeL2RUSBitpInstruction() local 688 unsigned Op1, Op2, Op3; in DecodeL4RSrcDstInstruction() local [all …]
|
/dports/emulators/qemu/qemu-6.2.0/capstone/arch/XCore/ |
H A D | XCoreDisassembler.c | 512 unsigned Op1, Op2, Op3; in Decode3RInstruction() local 526 unsigned Op1, Op2, Op3; in Decode3RImmInstruction() local 540 unsigned Op1, Op2, Op3; in Decode2RUSInstruction() local 545 MCOperand_CreateImm0(Inst, Op3); in Decode2RUSInstruction() 554 unsigned Op1, Op2, Op3; in Decode2RUSBitpInstruction() local 568 unsigned Op1, Op2, Op3; in DecodeL3RInstruction() local 583 unsigned Op1, Op2, Op3; in DecodeL3RSrcDstInstruction() local 599 unsigned Op1, Op2, Op3; in DecodeL2RUSInstruction() local 614 unsigned Op1, Op2, Op3; in DecodeL2RUSBitpInstruction() local 691 unsigned Op1, Op2, Op3; in DecodeL4RSrcDstInstruction() local [all …]
|
/dports/emulators/qemu60/qemu-6.0.0/capstone/arch/XCore/ |
H A D | XCoreDisassembler.c | 512 unsigned Op1, Op2, Op3; in Decode3RInstruction() local 526 unsigned Op1, Op2, Op3; in Decode3RImmInstruction() local 540 unsigned Op1, Op2, Op3; in Decode2RUSInstruction() local 545 MCOperand_CreateImm0(Inst, Op3); in Decode2RUSInstruction() 554 unsigned Op1, Op2, Op3; in Decode2RUSBitpInstruction() local 568 unsigned Op1, Op2, Op3; in DecodeL3RInstruction() local 583 unsigned Op1, Op2, Op3; in DecodeL3RSrcDstInstruction() local 599 unsigned Op1, Op2, Op3; in DecodeL2RUSInstruction() local 614 unsigned Op1, Op2, Op3; in DecodeL2RUSBitpInstruction() local 691 unsigned Op1, Op2, Op3; in DecodeL4RSrcDstInstruction() local [all …]
|
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/capstone/arch/XCore/ |
H A D | XCoreDisassembler.c | 509 unsigned Op1, Op2, Op3; in Decode3RInstruction() local 523 unsigned Op1, Op2, Op3; in Decode3RImmInstruction() local 537 unsigned Op1, Op2, Op3; in Decode2RUSInstruction() local 542 MCOperand_CreateImm0(Inst, Op3); in Decode2RUSInstruction() 551 unsigned Op1, Op2, Op3; in Decode2RUSBitpInstruction() local 565 unsigned Op1, Op2, Op3; in DecodeL3RInstruction() local 580 unsigned Op1, Op2, Op3; in DecodeL3RSrcDstInstruction() local 596 unsigned Op1, Op2, Op3; in DecodeL2RUSInstruction() local 611 unsigned Op1, Op2, Op3; in DecodeL2RUSBitpInstruction() local 688 unsigned Op1, Op2, Op3; in DecodeL4RSrcDstInstruction() local [all …]
|
/dports/devel/py-capstone/capstone-4.0.1/src/arch/XCore/ |
H A D | XCoreDisassembler.c | 510 unsigned Op1, Op2, Op3; in Decode3RInstruction() local 524 unsigned Op1, Op2, Op3; in Decode3RImmInstruction() local 538 unsigned Op1, Op2, Op3; in Decode2RUSInstruction() local 543 MCOperand_CreateImm0(Inst, Op3); in Decode2RUSInstruction() 552 unsigned Op1, Op2, Op3; in Decode2RUSBitpInstruction() local 566 unsigned Op1, Op2, Op3; in DecodeL3RInstruction() local 581 unsigned Op1, Op2, Op3; in DecodeL3RSrcDstInstruction() local 597 unsigned Op1, Op2, Op3; in DecodeL2RUSInstruction() local 612 unsigned Op1, Op2, Op3; in DecodeL2RUSBitpInstruction() local 689 unsigned Op1, Op2, Op3; in DecodeL4RSrcDstInstruction() local [all …]
|
/dports/emulators/qemu5/qemu-5.2.0/capstone/arch/XCore/ |
H A D | XCoreDisassembler.c | 512 unsigned Op1, Op2, Op3; in Decode3RInstruction() local 526 unsigned Op1, Op2, Op3; in Decode3RImmInstruction() local 540 unsigned Op1, Op2, Op3; in Decode2RUSInstruction() local 545 MCOperand_CreateImm0(Inst, Op3); in Decode2RUSInstruction() 554 unsigned Op1, Op2, Op3; in Decode2RUSBitpInstruction() local 568 unsigned Op1, Op2, Op3; in DecodeL3RInstruction() local 583 unsigned Op1, Op2, Op3; in DecodeL3RSrcDstInstruction() local 599 unsigned Op1, Op2, Op3; in DecodeL2RUSInstruction() local 614 unsigned Op1, Op2, Op3; in DecodeL2RUSBitpInstruction() local 691 unsigned Op1, Op2, Op3; in DecodeL4RSrcDstInstruction() local [all …]
|
/dports/devel/redasm/REDasm-2.1.1/LibREDasm/depends/capstone/arch/XCore/ |
H A D | XCoreDisassembler.c | 510 unsigned Op1, Op2, Op3; in Decode3RInstruction() local 524 unsigned Op1, Op2, Op3; in Decode3RImmInstruction() local 538 unsigned Op1, Op2, Op3; in Decode2RUSInstruction() local 543 MCOperand_CreateImm0(Inst, Op3); in Decode2RUSInstruction() 552 unsigned Op1, Op2, Op3; in Decode2RUSBitpInstruction() local 566 unsigned Op1, Op2, Op3; in DecodeL3RInstruction() local 581 unsigned Op1, Op2, Op3; in DecodeL3RSrcDstInstruction() local 597 unsigned Op1, Op2, Op3; in DecodeL2RUSInstruction() local 612 unsigned Op1, Op2, Op3; in DecodeL2RUSBitpInstruction() local 689 unsigned Op1, Op2, Op3; in DecodeL4RSrcDstInstruction() local [all …]
|
/dports/emulators/qemu-utils/qemu-4.2.1/capstone/arch/XCore/ |
H A D | XCoreDisassembler.c | 509 unsigned Op1, Op2, Op3; in Decode3RInstruction() local 523 unsigned Op1, Op2, Op3; in Decode3RImmInstruction() local 537 unsigned Op1, Op2, Op3; in Decode2RUSInstruction() local 542 MCOperand_CreateImm0(Inst, Op3); in Decode2RUSInstruction() 551 unsigned Op1, Op2, Op3; in Decode2RUSBitpInstruction() local 565 unsigned Op1, Op2, Op3; in DecodeL3RInstruction() local 580 unsigned Op1, Op2, Op3; in DecodeL3RSrcDstInstruction() local 596 unsigned Op1, Op2, Op3; in DecodeL2RUSInstruction() local 611 unsigned Op1, Op2, Op3; in DecodeL2RUSBitpInstruction() local 688 unsigned Op1, Op2, Op3; in DecodeL4RSrcDstInstruction() local [all …]
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/capstone/arch/XCore/ |
H A D | XCoreDisassembler.c | 509 unsigned Op1, Op2, Op3; in Decode3RInstruction() local 523 unsigned Op1, Op2, Op3; in Decode3RImmInstruction() local 537 unsigned Op1, Op2, Op3; in Decode2RUSInstruction() local 542 MCOperand_CreateImm0(Inst, Op3); in Decode2RUSInstruction() 551 unsigned Op1, Op2, Op3; in Decode2RUSBitpInstruction() local 565 unsigned Op1, Op2, Op3; in DecodeL3RInstruction() local 580 unsigned Op1, Op2, Op3; in DecodeL3RSrcDstInstruction() local 596 unsigned Op1, Op2, Op3; in DecodeL2RUSInstruction() local 611 unsigned Op1, Op2, Op3; in DecodeL2RUSBitpInstruction() local 688 unsigned Op1, Op2, Op3; in DecodeL4RSrcDstInstruction() local [all …]
|
/dports/devel/xelfviewer/XELFViewer-0.03/XCapstone/3rdparty/Capstone/src/arch/XCore/ |
H A D | XCoreDisassembler.c | 512 unsigned Op1, Op2, Op3; in Decode3RInstruction() local 526 unsigned Op1, Op2, Op3; in Decode3RImmInstruction() local 540 unsigned Op1, Op2, Op3; in Decode2RUSInstruction() local 545 MCOperand_CreateImm0(Inst, Op3); in Decode2RUSInstruction() 554 unsigned Op1, Op2, Op3; in Decode2RUSBitpInstruction() local 568 unsigned Op1, Op2, Op3; in DecodeL3RInstruction() local 583 unsigned Op1, Op2, Op3; in DecodeL3RSrcDstInstruction() local 599 unsigned Op1, Op2, Op3; in DecodeL2RUSInstruction() local 614 unsigned Op1, Op2, Op3; in DecodeL2RUSBitpInstruction() local 691 unsigned Op1, Op2, Op3; in DecodeL4RSrcDstInstruction() local [all …]
|
/dports/math/py-pystan/pystan-2.19.0.0/pystan/stan/lib/stan_math/stan/math/prim/scal/meta/ |
H A D | operands_and_partials.hpp | 9 template <typename Op1 = double, typename Op2 = double, typename Op3 = double, 12 typename return_type<Op1, Op2, Op3, Op4, Op5>::type> 88 template <typename Op1, typename Op2, typename Op3, typename Op4, typename Op5, 95 const Op3& /* op3 */) {} in operands_and_partials() argument 97 const Op3& /* op3 */, const Op4& /* op4 */) {} in operands_and_partials() argument 99 const Op3& /* op3 */, const Op4& /* op4 */, in operands_and_partials() argument 120 internal::ops_partials_edge<double, Op3> edge3_;
|
/dports/devel/asl/asl-current/ |
H A D | codexcore.c | 126 unsigned Op1, Op2, Op3; in Code_3r() local 131 && ParseArgReg(3, &Op3, True)) in Code_3r() 144 unsigned Op1, Op2, Op3; in Code_2rus() local 155 Op3 &= 7; in Code_2rus() 193 unsigned Op1, Op2, Op3; in Code_l3r() local 198 && ParseArgReg(3, &Op3, True)) in Code_l3r() 212 unsigned Op1, Op2, Op3; in Code_l2rus() local 223 Op3 &= 7; in Code_l2rus() 380 unsigned Op1, Op2, Op3, Op4; in Code_l4r() local 385 && ParseArgReg(3, &Op3, True) in Code_l4r() [all …]
|
/dports/math/mpir/mpir-3.0.0/mpn/x86_64/haswell/ |
H A D | nsumdiff_n.as | 40 %define Op3 RCX 69 %define Op3 RDI 144 mov [Op3], Limb2 150 add Op3, 8 170 add Op3, 8 195 mov [Op3], Limb3 201 add Op3, 16 219 mov [Op3], Limb0 255 add Op3, 32 299 lea Op3, [Op3 + 64] [all …]
|