/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-orangepi-plus-2e/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-pandaboard/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-orangepi-r1/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-pine64/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|
/dports/sysutils/u-boot-pine-h64/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 218 val = in_le32(pcie->ccsr + PAB_CTRL); 222 out_le32(pcie->ccsr + PAB_CTRL, val);
|
/dports/sysutils/u-boot-pcduino3/u-boot-2021.07/drivers/pci/ |
H A D | pcie_layerscape_gen4.h | 60 #define PAB_CTRL 0x808 macro 218 val = in_le32(pcie->ccsr + PAB_CTRL); in ccsr_set_page() 222 out_le32(pcie->ccsr + PAB_CTRL, val); in ccsr_set_page()
|