Home
last modified time | relevance | path

Searched refs:PCI_EXP_DEVCAP_PWR_VAL (Results 1 – 25 of 42) sorted by relevance

12

/dports/lang/gnatdroid-sysroot-x86/android-19-x86/usr/include/linux/
H A Dpci_regs.h306 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 macro
/dports/lang/gnatdroid-sysroot/android-19-arm/usr/include/linux/
H A Dpci_regs.h306 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 macro
/dports/emulators/qemu60/qemu-6.0.0/roms/seabios-hppa/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu60/qemu-6.0.0/roms/qemu-palcode/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu60/qemu-6.0.0/roms/seabios/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/qemu-palcode/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/seabios-hppa/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/seabios/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/qemu-palcode/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/seabios/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/seabios-hppa/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/seabios/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/seabios-hppa/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/misc/seabios/seabios-1.14.0/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/seabios-hppa/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/seabios/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/qemu-palcode/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/qemu-palcode/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/seabios-hppa/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/qemu-palcode/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/seabios/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/seabios/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/qemu-palcode/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/seabios-hppa/src/hw/
H A Dpci_regs.h378 #define PCI_EXP_DEVCAP_PWR_VAL 0x3fc0000 /* Slot Power Limit Value */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/include/standard-headers/linux/
H A Dpci_regs.h490 #define PCI_EXP_DEVCAP_PWR_VAL 0x03fc0000 /* Slot Power Limit Value */ macro

12