Home
last modified time | relevance | path

Searched refs:PERIPH_ID_TMR (Results 1 – 25 of 440) sorted by relevance

12345678910>>...18

/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/arm/mach-tegra/tegra124/
H A Dcpu.c150 clock_set_enable(PERIPH_ID_TMR, 1); in tegra124_init_clocks()
181 reset_set_enable(PERIPH_ID_TMR, 0); in tegra124_init_clocks()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/mach-tegra/tegra114/
H A Dcpu.c133 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
170 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/mach-tegra/tegra114/
H A Dcpu.c133 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
170 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-nanopi-a64/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/arch/arm/mach-tegra/tegra114/
H A Dcpu.c133 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
170 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/arch/arm/mach-tegra/tegra114/
H A Dcpu.c133 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
170 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/arch/arm/mach-tegra/tegra114/
H A Dcpu.c135 clock_set_enable(PERIPH_ID_TMR, 1); in t114_init_clocks()
172 reset_set_enable(PERIPH_ID_TMR, 0); in t114_init_clocks()

12345678910>>...18