Home
last modified time | relevance | path

Searched refs:PHY_RSTZ (Results 1 – 25 of 193) sorted by relevance

12345678

/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/hisilicon/kirin/
H A Ddw_drm_dsi.c377 writel(0, base + PHY_RSTZ); in dsi_set_mipi_phy()
423 writel(PHY_ENABLECLK, base + PHY_RSTZ); in dsi_set_mipi_phy()
425 writel(PHY_ENABLECLK | PHY_UNSHUTDOWNZ, base + PHY_RSTZ); in dsi_set_mipi_phy()
427 writel(PHY_ENABLECLK | PHY_UNRSTZ | PHY_UNSHUTDOWNZ, base + PHY_RSTZ); in dsi_set_mipi_phy()
582 writel(0, base + PHY_RSTZ); in dsi_encoder_disable()
H A Ddw_dsi_reg.h20 #define PHY_RSTZ 0xA0 /* D-PHY reset control */ macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/hisilicon/kirin/
H A Ddw_drm_dsi.c377 writel(0, base + PHY_RSTZ); in dsi_set_mipi_phy()
423 writel(PHY_ENABLECLK, base + PHY_RSTZ); in dsi_set_mipi_phy()
425 writel(PHY_ENABLECLK | PHY_UNSHUTDOWNZ, base + PHY_RSTZ); in dsi_set_mipi_phy()
427 writel(PHY_ENABLECLK | PHY_UNRSTZ | PHY_UNSHUTDOWNZ, base + PHY_RSTZ); in dsi_set_mipi_phy()
582 writel(0, base + PHY_RSTZ); in dsi_encoder_disable()
H A Ddw_dsi_reg.h20 #define PHY_RSTZ 0xA0 /* D-PHY reset control */ macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/hisilicon/kirin/
H A Ddw_drm_dsi.c377 writel(0, base + PHY_RSTZ); in dsi_set_mipi_phy()
423 writel(PHY_ENABLECLK, base + PHY_RSTZ); in dsi_set_mipi_phy()
425 writel(PHY_ENABLECLK | PHY_UNSHUTDOWNZ, base + PHY_RSTZ); in dsi_set_mipi_phy()
427 writel(PHY_ENABLECLK | PHY_UNRSTZ | PHY_UNSHUTDOWNZ, base + PHY_RSTZ); in dsi_set_mipi_phy()
582 writel(0, base + PHY_RSTZ); in dsi_encoder_disable()
H A Ddw_dsi_reg.h20 #define PHY_RSTZ 0xA0 /* D-PHY reset control */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/video/rockchip/
H A Drk_mipi.c226 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
328 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/video/rockchip/
H A Drk_mipi.c226 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
328 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-nanopi-neo2/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/video/rockchip/
H A Drk_mipi.c225 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
327 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/drivers/video/rockchip/
H A Drk_mipi.c226 rk_mipi_dsi_write(regs, PHY_RSTZ, 0); in rk_mipi_phy_enable()
328 rk_mipi_dsi_write(regs, PHY_RSTZ, 1); in rk_mipi_phy_enable()

12345678