Home
last modified time | relevance | path

Searched refs:PWRC_CPUN_CR_PWR_DN_RQ_OFFSET (Results 1 – 5 of 5) sorted by relevance

/dports/sysutils/atf-fvp/arm-trusted-firmware-2.5/plat/marvell/armada/a8k/common/
H A Dplat_pm.c83 #define PWRC_CPUN_CR_PWR_DN_RQ_OFFSET 1 macro
86 #define PWRC_CPUN_CR_PWR_DN_RQ_OFFSET 0 macro
93 (0x1 << PWRC_CPUN_CR_PWR_DN_RQ_OFFSET)
250 reg_val |= 0x1 << PWRC_CPUN_CR_PWR_DN_RQ_OFFSET; in plat_marvell_cpu_powerup()
/dports/sysutils/atf-sun50i_h6/arm-trusted-firmware-2.5/plat/marvell/armada/a8k/common/
H A Dplat_pm.c83 #define PWRC_CPUN_CR_PWR_DN_RQ_OFFSET 1 macro
86 #define PWRC_CPUN_CR_PWR_DN_RQ_OFFSET 0 macro
93 (0x1 << PWRC_CPUN_CR_PWR_DN_RQ_OFFSET)
250 reg_val |= 0x1 << PWRC_CPUN_CR_PWR_DN_RQ_OFFSET; in plat_marvell_cpu_powerup()
/dports/sysutils/atf-rk3399/arm-trusted-firmware-2.5/plat/marvell/armada/a8k/common/
H A Dplat_pm.c83 #define PWRC_CPUN_CR_PWR_DN_RQ_OFFSET 1 macro
86 #define PWRC_CPUN_CR_PWR_DN_RQ_OFFSET 0 macro
93 (0x1 << PWRC_CPUN_CR_PWR_DN_RQ_OFFSET)
250 reg_val |= 0x1 << PWRC_CPUN_CR_PWR_DN_RQ_OFFSET; in plat_marvell_cpu_powerup()
/dports/sysutils/atf-sun50i_a64/arm-trusted-firmware-2.5/plat/marvell/armada/a8k/common/
H A Dplat_pm.c83 #define PWRC_CPUN_CR_PWR_DN_RQ_OFFSET 1 macro
86 #define PWRC_CPUN_CR_PWR_DN_RQ_OFFSET 0 macro
93 (0x1 << PWRC_CPUN_CR_PWR_DN_RQ_OFFSET)
250 reg_val |= 0x1 << PWRC_CPUN_CR_PWR_DN_RQ_OFFSET; in plat_marvell_cpu_powerup()
/dports/sysutils/atf-rk3328/arm-trusted-firmware-2.5/plat/marvell/armada/a8k/common/
H A Dplat_pm.c83 #define PWRC_CPUN_CR_PWR_DN_RQ_OFFSET 1 macro
86 #define PWRC_CPUN_CR_PWR_DN_RQ_OFFSET 0 macro
93 (0x1 << PWRC_CPUN_CR_PWR_DN_RQ_OFFSET)
250 reg_val |= 0x1 << PWRC_CPUN_CR_PWR_DN_RQ_OFFSET; in plat_marvell_cpu_powerup()