Home
last modified time | relevance | path

Searched refs:PXA2XX_PIC_SRCS (Results 1 – 9 of 9) sorted by relevance

/dports/emulators/qemu42/qemu-4.2.1/hw/arm/
H A Dpxa2xx_pic.c35 #define PXA2XX_PIC_SRCS 40 macro
52 uint32_t priority[PXA2XX_PIC_SRCS];
109 for (i = PXA2XX_PIC_SRCS - 1; i >= 0; i --) { in pxa2xx_pic_highest()
111 if ((s->priority[i] & (1U << 31)) && irq < PXA2XX_PIC_SRCS) { in pxa2xx_pic_highest()
284 qdev_init_gpio_in(dev, pxa2xx_pic_set_irq, PXA2XX_PIC_SRCS); in pxa2xx_pic_init()
308 VMSTATE_UINT32_ARRAY(priority, PXA2xxPICState, PXA2XX_PIC_SRCS),
/dports/emulators/qemu/qemu-6.2.0/hw/arm/
H A Dpxa2xx_pic.c38 #define PXA2XX_PIC_SRCS 40 macro
54 uint32_t priority[PXA2XX_PIC_SRCS];
111 for (i = PXA2XX_PIC_SRCS - 1; i >= 0; i --) { in pxa2xx_pic_highest()
113 if ((s->priority[i] & (1U << 31)) && irq < PXA2XX_PIC_SRCS) { in pxa2xx_pic_highest()
290 qdev_init_gpio_in(dev, pxa2xx_pic_set_irq, PXA2XX_PIC_SRCS); in pxa2xx_pic_init()
314 VMSTATE_UINT32_ARRAY(priority, PXA2xxPICState, PXA2XX_PIC_SRCS),
/dports/emulators/qemu60/qemu-6.0.0/hw/arm/
H A Dpxa2xx_pic.c38 #define PXA2XX_PIC_SRCS 40 macro
54 uint32_t priority[PXA2XX_PIC_SRCS];
111 for (i = PXA2XX_PIC_SRCS - 1; i >= 0; i --) { in pxa2xx_pic_highest()
113 if ((s->priority[i] & (1U << 31)) && irq < PXA2XX_PIC_SRCS) { in pxa2xx_pic_highest()
290 qdev_init_gpio_in(dev, pxa2xx_pic_set_irq, PXA2XX_PIC_SRCS); in pxa2xx_pic_init()
314 VMSTATE_UINT32_ARRAY(priority, PXA2xxPICState, PXA2XX_PIC_SRCS),
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/arm/
H A Dpxa2xx_pic.c35 #define PXA2XX_PIC_SRCS 40 macro
52 uint32_t priority[PXA2XX_PIC_SRCS];
109 for (i = PXA2XX_PIC_SRCS - 1; i >= 0; i --) { in pxa2xx_pic_highest()
111 if ((s->priority[i] & (1U << 31)) && irq < PXA2XX_PIC_SRCS) { in pxa2xx_pic_highest()
284 qdev_init_gpio_in(dev, pxa2xx_pic_set_irq, PXA2XX_PIC_SRCS); in pxa2xx_pic_init()
308 VMSTATE_UINT32_ARRAY(priority, PXA2xxPICState, PXA2XX_PIC_SRCS),
/dports/emulators/qemu5/qemu-5.2.0/hw/arm/
H A Dpxa2xx_pic.c38 #define PXA2XX_PIC_SRCS 40 macro
54 uint32_t priority[PXA2XX_PIC_SRCS];
111 for (i = PXA2XX_PIC_SRCS - 1; i >= 0; i --) { in pxa2xx_pic_highest()
113 if ((s->priority[i] & (1U << 31)) && irq < PXA2XX_PIC_SRCS) { in pxa2xx_pic_highest()
290 qdev_init_gpio_in(dev, pxa2xx_pic_set_irq, PXA2XX_PIC_SRCS); in pxa2xx_pic_init()
314 VMSTATE_UINT32_ARRAY(priority, PXA2xxPICState, PXA2XX_PIC_SRCS),
/dports/emulators/qemu-utils/qemu-4.2.1/hw/arm/
H A Dpxa2xx_pic.c35 #define PXA2XX_PIC_SRCS 40 macro
52 uint32_t priority[PXA2XX_PIC_SRCS];
109 for (i = PXA2XX_PIC_SRCS - 1; i >= 0; i --) { in pxa2xx_pic_highest()
111 if ((s->priority[i] & (1U << 31)) && irq < PXA2XX_PIC_SRCS) { in pxa2xx_pic_highest()
284 qdev_init_gpio_in(dev, pxa2xx_pic_set_irq, PXA2XX_PIC_SRCS); in pxa2xx_pic_init()
308 VMSTATE_UINT32_ARRAY(priority, PXA2xxPICState, PXA2XX_PIC_SRCS),
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/arm/
H A Dpxa2xx_pic.c35 #define PXA2XX_PIC_SRCS 40 macro
52 uint32_t priority[PXA2XX_PIC_SRCS];
109 for (i = PXA2XX_PIC_SRCS - 1; i >= 0; i --) { in pxa2xx_pic_highest()
111 if ((s->priority[i] & (1U << 31)) && irq < PXA2XX_PIC_SRCS) { in pxa2xx_pic_highest()
284 qdev_init_gpio_in(dev, pxa2xx_pic_set_irq, PXA2XX_PIC_SRCS); in pxa2xx_pic_init()
308 VMSTATE_UINT32_ARRAY(priority, PXA2xxPICState, PXA2XX_PIC_SRCS),
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/arm/
H A Dpxa2xx_pic.c35 #define PXA2XX_PIC_SRCS 40 macro
52 uint32_t priority[PXA2XX_PIC_SRCS];
109 for (i = PXA2XX_PIC_SRCS - 1; i >= 0; i --) { in pxa2xx_pic_highest()
111 if ((s->priority[i] & (1U << 31)) && irq < PXA2XX_PIC_SRCS) { in pxa2xx_pic_highest()
284 qdev_init_gpio_in(dev, pxa2xx_pic_set_irq, PXA2XX_PIC_SRCS); in pxa2xx_pic_init()
308 VMSTATE_UINT32_ARRAY(priority, PXA2xxPICState, PXA2XX_PIC_SRCS),
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/arm/
H A Dpxa2xx_pic.c38 #define PXA2XX_PIC_SRCS 40 macro
54 uint32_t priority[PXA2XX_PIC_SRCS];
111 for (i = PXA2XX_PIC_SRCS - 1; i >= 0; i --) { in pxa2xx_pic_highest()
113 if ((s->priority[i] & (1U << 31)) && irq < PXA2XX_PIC_SRCS) { in pxa2xx_pic_highest()
290 qdev_init_gpio_in(dev, pxa2xx_pic_set_irq, PXA2XX_PIC_SRCS); in pxa2xx_pic_init()
314 VMSTATE_UINT32_ARRAY(priority, PXA2xxPICState, PXA2XX_PIC_SRCS),