Home
last modified time | relevance | path

Searched refs:RS480_GART_CACHE_CNTRL (Results 1 – 12 of 12) sorted by relevance

/dports/misc/rump/buildrump.sh-b914579/src/sys/external/bsd/drm2/dist/drm/radeon/
H A Drs400.c65 WREG32_MC(RS480_GART_CACHE_CNTRL, RS480_GART_CACHE_INVALIDATE); in rs400_gart_tlb_flush()
67 tmp = RREG32_MC(RS480_GART_CACHE_CNTRL); in rs400_gart_tlb_flush()
73 WREG32_MC(RS480_GART_CACHE_CNTRL, 0); in rs400_gart_tlb_flush()
344 tmp = RREG32_MC(RS480_GART_CACHE_CNTRL); in rs400_debugfs_gart_info()
H A Dradeon_cp.c957 temp = IGP_READ_MCIND(dev_priv, RS480_GART_CACHE_CNTRL); in radeon_set_igpgart()
963 IGP_WRITE_MCIND(RS480_GART_CACHE_CNTRL, in radeon_set_igpgart()
967 temp = IGP_READ_MCIND(dev_priv, RS480_GART_CACHE_CNTRL); in radeon_set_igpgart()
973 IGP_WRITE_MCIND(RS480_GART_CACHE_CNTRL, 0); in radeon_set_igpgart()
H A Dr500_reg.h146 #define RS480_GART_CACHE_CNTRL 0x2e macro
H A Dradeon_drv.h578 #define RS480_GART_CACHE_CNTRL 0x2e macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/radeon/
H A Drs400.c69 WREG32_MC(RS480_GART_CACHE_CNTRL, RS480_GART_CACHE_INVALIDATE); in rs400_gart_tlb_flush()
71 tmp = RREG32_MC(RS480_GART_CACHE_CNTRL); in rs400_gart_tlb_flush()
77 WREG32_MC(RS480_GART_CACHE_CNTRL, 0); in rs400_gart_tlb_flush()
350 tmp = RREG32_MC(RS480_GART_CACHE_CNTRL); in rs400_debugfs_gart_info_show()
H A Dr500_reg.h146 #define RS480_GART_CACHE_CNTRL 0x2e macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/radeon/
H A Drs400.c69 WREG32_MC(RS480_GART_CACHE_CNTRL, RS480_GART_CACHE_INVALIDATE); in rs400_gart_tlb_flush()
71 tmp = RREG32_MC(RS480_GART_CACHE_CNTRL); in rs400_gart_tlb_flush()
77 WREG32_MC(RS480_GART_CACHE_CNTRL, 0); in rs400_gart_tlb_flush()
350 tmp = RREG32_MC(RS480_GART_CACHE_CNTRL); in rs400_debugfs_gart_info_show()
H A Dr500_reg.h146 #define RS480_GART_CACHE_CNTRL 0x2e macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/radeon/
H A Drs400.c69 WREG32_MC(RS480_GART_CACHE_CNTRL, RS480_GART_CACHE_INVALIDATE); in rs400_gart_tlb_flush()
71 tmp = RREG32_MC(RS480_GART_CACHE_CNTRL); in rs400_gart_tlb_flush()
77 WREG32_MC(RS480_GART_CACHE_CNTRL, 0); in rs400_gart_tlb_flush()
350 tmp = RREG32_MC(RS480_GART_CACHE_CNTRL); in rs400_debugfs_gart_info_show()
H A Dr500_reg.h146 #define RS480_GART_CACHE_CNTRL 0x2e macro
/dports/misc/rump/buildrump.sh-b914579/src/sys/external/bsd/drm/dist/shared-core/
H A Dradeon_cp.c821 temp = IGP_READ_MCIND(dev_priv, RS480_GART_CACHE_CNTRL); in radeon_set_igpgart()
827 IGP_WRITE_MCIND(RS480_GART_CACHE_CNTRL, in radeon_set_igpgart()
831 temp = IGP_READ_MCIND(dev_priv, RS480_GART_CACHE_CNTRL); in radeon_set_igpgart()
837 IGP_WRITE_MCIND(RS480_GART_CACHE_CNTRL, 0); in radeon_set_igpgart()
H A Dradeon_drv.h663 #define RS480_GART_CACHE_CNTRL 0x2e macro