Home
last modified time | relevance | path

Searched refs:RTC_CR_BCK (Results 1 – 20 of 20) sorted by relevance

/dports/security/py-ailment/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_ll_rtc.h1337 SET_BIT(RTCx->CR, RTC_CR_BCK); in LL_RTC_TIME_EnableDayLightStore()
1349 CLEAR_BIT(RTCx->CR, RTC_CR_BCK); in LL_RTC_TIME_DisableDayLightStore()
1360 return (READ_BIT(RTCx->CR, RTC_CR_BCK) == (RTC_CR_BCK)); in LL_RTC_TIME_IsDayLightStoreEnabled()
/dports/security/py-pyvex/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_ll_rtc.h1337 SET_BIT(RTCx->CR, RTC_CR_BCK); in LL_RTC_TIME_EnableDayLightStore()
1349 CLEAR_BIT(RTCx->CR, RTC_CR_BCK); in LL_RTC_TIME_DisableDayLightStore()
1360 return (READ_BIT(RTCx->CR, RTC_CR_BCK) == (RTC_CR_BCK)); in LL_RTC_TIME_IsDayLightStoreEnabled()
/dports/devel/py-cle/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_ll_rtc.h1337 SET_BIT(RTCx->CR, RTC_CR_BCK); in LL_RTC_TIME_EnableDayLightStore()
1349 CLEAR_BIT(RTCx->CR, RTC_CR_BCK); in LL_RTC_TIME_DisableDayLightStore()
1360 return (READ_BIT(RTCx->CR, RTC_CR_BCK) == (RTC_CR_BCK)); in LL_RTC_TIME_IsDayLightStoreEnabled()
/dports/security/py-angr/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_ll_rtc.h1337 SET_BIT(RTCx->CR, RTC_CR_BCK); in LL_RTC_TIME_EnableDayLightStore()
1349 CLEAR_BIT(RTCx->CR, RTC_CR_BCK); in LL_RTC_TIME_DisableDayLightStore()
1360 return (READ_BIT(RTCx->CR, RTC_CR_BCK) == (RTC_CR_BCK)); in LL_RTC_TIME_IsDayLightStoreEnabled()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F0xx_StdPeriph_Driver/src/
H A Dstm32f0xx_rtc.c1545 RTC->CR &= (uint32_t)~(RTC_CR_BCK); in RTC_DayLightSavingConfig()
1563 return (RTC->CR & RTC_CR_BCK); in RTC_GetStoreOperation()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F4xx_StdPeriph_Driver/src/
H A Dstm32f4xx_rtc.c1642 RTC->CR &= (uint32_t)~(RTC_CR_BCK); in RTC_DayLightSavingConfig()
1660 return (RTC->CR & RTC_CR_BCK); in RTC_GetStoreOperation()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F30x_StdPeriph_Driver/src/
H A Dstm32f30x_rtc.c1602 RTC->CR &= (uint32_t)~(RTC_CR_BCK); in RTC_DayLightSavingConfig()
1620 return (RTC->CR & RTC_CR_BCK); in RTC_GetStoreOperation()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F4xx_StdPeriph_Driver/src/
H A Dstm32f4xx_rtc.c1642 RTC->CR &= (uint32_t)~(RTC_CR_BCK); in RTC_DayLightSavingConfig()
1660 return (RTC->CR & RTC_CR_BCK); in RTC_GetStoreOperation()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F37x_StdPeriph_Driver/src/
H A Dstm32f37x_rtc.c1598 RTC->CR &= (uint32_t)~(RTC_CR_BCK); in RTC_DayLightSavingConfig()
1616 return (RTC->CR & RTC_CR_BCK); in RTC_GetStoreOperation()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F37x_StdPeriph_Driver/src/
H A Dstm32f37x_rtc.c1598 RTC->CR &= (uint32_t)~(RTC_CR_BCK); in RTC_DayLightSavingConfig()
1616 return (RTC->CR & RTC_CR_BCK); in RTC_GetStoreOperation()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_f37x/
H A Dstm32f37x.h4107 #define RTC_CR_BCK ((uint32_t)0x00040000) macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_f0xx/
H A Dstm32f0xx.h4382 #define RTC_CR_BCK RTC_CR_BKP macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/CMSIS/CM3_f37x/
H A Dstm32f37x.h4107 #define RTC_CR_BCK ((uint32_t)0x00040000) macro
/dports/security/py-pyvex/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/TARGET_NUCLEO_L152RE/device/
H A Dstm32l152xe.h5083 #define RTC_CR_BCK RTC_CR_BCK_Msk macro
/dports/devel/py-cle/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/TARGET_NUCLEO_L152RE/device/
H A Dstm32l152xe.h5083 #define RTC_CR_BCK RTC_CR_BCK_Msk macro
/dports/security/py-angr/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/TARGET_NUCLEO_L152RE/device/
H A Dstm32l152xe.h5083 #define RTC_CR_BCK RTC_CR_BCK_Msk macro
/dports/security/py-ailment/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/TARGET_NUCLEO_L152RE/device/
H A Dstm32l152xe.h5083 #define RTC_CR_BCK RTC_CR_BCK_Msk macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/CMSIS/CM3_f30x/
H A Dstm32f30x.h7692 #define RTC_CR_BCK ((uint32_t)0x00040000) macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/CMSIS/CM3_f4xx/
H A Dstm32f4xx.h9350 #define RTC_CR_BCK ((uint32_t)0x00040000) macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_f4xx/
H A Dstm32f4xx.h9350 #define RTC_CR_BCK ((uint32_t)0x00040000) macro