Home
last modified time | relevance | path

Searched refs:RTC_MR (Results 1 – 25 of 93) sorted by relevance

1234

/dports/multimedia/libv4l/linux-5.13-rc2/drivers/rtc/
H A Drtc-pl030.c16 #define RTC_MR (4) macro
39 rtc_time64_to_tm(readl(rtc->base + RTC_MR), &alrm->time); in pl030_read_alarm()
47 writel(rtc_tm_to_time64(&alrm->time), rtc->base + RTC_MR); in pl030_set_alarm()
H A Drtc-pl031.c29 #define RTC_MR 0x04 /* Match register */ macro
197 ret = pl031_stv2_time_to_tm(readl(ldata->base + RTC_MR), in pl031_stv2_read_alarm()
217 writel(time, ldata->base + RTC_MR); in pl031_stv2_set_alarm()
265 rtc_time64_to_tm(readl(ldata->base + RTC_MR), &alarm->time); in pl031_read_alarm()
277 writel(rtc_tm_to_time64(&alarm->time), ldata->base + RTC_MR); in pl031_set_alarm()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/rtc/
H A Drtc-pl030.c16 #define RTC_MR (4) macro
39 rtc_time64_to_tm(readl(rtc->base + RTC_MR), &alrm->time); in pl030_read_alarm()
47 writel(rtc_tm_to_time64(&alrm->time), rtc->base + RTC_MR); in pl030_set_alarm()
H A Drtc-pl031.c29 #define RTC_MR 0x04 /* Match register */ macro
197 ret = pl031_stv2_time_to_tm(readl(ldata->base + RTC_MR), in pl031_stv2_read_alarm()
217 writel(time, ldata->base + RTC_MR); in pl031_stv2_set_alarm()
265 rtc_time64_to_tm(readl(ldata->base + RTC_MR), &alarm->time); in pl031_read_alarm()
277 writel(rtc_tm_to_time64(&alarm->time), ldata->base + RTC_MR); in pl031_set_alarm()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/rtc/
H A Drtc-pl030.c16 #define RTC_MR (4) macro
39 rtc_time64_to_tm(readl(rtc->base + RTC_MR), &alrm->time); in pl030_read_alarm()
47 writel(rtc_tm_to_time64(&alrm->time), rtc->base + RTC_MR); in pl030_set_alarm()
H A Drtc-pl031.c29 #define RTC_MR 0x04 /* Match register */ macro
197 ret = pl031_stv2_time_to_tm(readl(ldata->base + RTC_MR), in pl031_stv2_read_alarm()
217 writel(time, ldata->base + RTC_MR); in pl031_stv2_set_alarm()
265 rtc_time64_to_tm(readl(ldata->base + RTC_MR), &alarm->time); in pl031_read_alarm()
277 writel(rtc_tm_to_time64(&alarm->time), ldata->base + RTC_MR); in pl031_set_alarm()
/dports/devel/arduino-core/Arduino-b439a77/hardware/arduino/sam/system/libsam/source/
H A Drtc.c99 pRtc->RTC_MR = dwMode ; in RTC_SetHourMode()
111 dwMode = pRtc->RTC_MR; in RTC_GetHourMode()
162 if ( (pRtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD ) in RTC_SetTime()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/timer/
H A Dpl031.c31 #define RTC_MR 0x04 /* Match register */ macro
116 case RTC_MR: in pl031_read()
154 case RTC_MR: in pl031_write()
/dports/emulators/qemu42/qemu-4.2.1/hw/rtc/
H A Dpl031.c29 #define RTC_MR 0x04 /* Match register */ macro
92 case RTC_MR: in pl031_read()
143 case RTC_MR: in pl031_write()
/dports/emulators/qemu/qemu-6.2.0/hw/rtc/
H A Dpl031.c30 #define RTC_MR 0x04 /* Match register */ macro
93 case RTC_MR: in pl031_read()
151 case RTC_MR: in pl031_write()
/dports/emulators/qemu60/qemu-6.0.0/hw/rtc/
H A Dpl031.c29 #define RTC_MR 0x04 /* Match register */ macro
92 case RTC_MR: in pl031_read()
143 case RTC_MR: in pl031_write()
/dports/emulators/qemu-utils/qemu-4.2.1/hw/rtc/
H A Dpl031.c29 #define RTC_MR 0x04 /* Match register */ macro
92 case RTC_MR: in pl031_read()
143 case RTC_MR: in pl031_write()
/dports/emulators/qemu5/qemu-5.2.0/hw/rtc/
H A Dpl031.c29 #define RTC_MR 0x04 /* Match register */ macro
92 case RTC_MR: in pl031_read()
143 case RTC_MR: in pl031_write()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/rtc/
H A Dpl031.c29 #define RTC_MR 0x04 /* Match register */ macro
92 case RTC_MR: in pl031_read()
143 case RTC_MR: in pl031_write()
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/rtc/
H A Dpl031.c29 #define RTC_MR 0x04 /* Match register */ macro
92 case RTC_MR: in pl031_read()
143 case RTC_MR: in pl031_write()
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/rtc/
H A Dpl031.c29 #define RTC_MR 0x04 /* Match register */ macro
92 case RTC_MR: in pl031_read()
143 case RTC_MR: in pl031_write()
/dports/sysutils/u-boot-utilite/u-boot-2015.07/drivers/rtc/
H A Dpl031.c24 #define RTC_MR 0x04 /* Match register */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/drivers/rtc/
H A Dpl031.c40 #define RTC_MR 0x04 /* Match register */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/drivers/rtc/
H A Dpl031.c40 #define RTC_MR 0x04 /* Match register */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/drivers/rtc/
H A Dpl031.c40 #define RTC_MR 0x04 /* Match register */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/drivers/rtc/
H A Dpl031.c40 #define RTC_MR 0x04 /* Match register */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/drivers/rtc/
H A Dpl031.c40 #define RTC_MR 0x04 /* Match register */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/drivers/rtc/
H A Dpl031.c40 #define RTC_MR 0x04 /* Match register */ macro
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/drivers/rtc/
H A Dpl031.c40 #define RTC_MR 0x04 /* Match register */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/rtc/
H A Dpl031.c21 #define RTC_MR 0x04 /* Match register */ macro

1234