Home
last modified time | relevance | path

Searched refs:S10_CCU_CPU0_MPRT_DDR (Results 1 – 10 of 10) sorted by relevance

/dports/sysutils/atf-fvp/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/include/
H A Ds10_memory_controller.h107 #define S10_CCU_CPU0_MPRT_DDR 0xf7004400 macro
/dports/sysutils/atf-sun50i_a64/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/include/
H A Ds10_memory_controller.h107 #define S10_CCU_CPU0_MPRT_DDR 0xf7004400 macro
/dports/sysutils/atf-sun50i_h6/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/include/
H A Ds10_memory_controller.h107 #define S10_CCU_CPU0_MPRT_DDR 0xf7004400 macro
/dports/sysutils/atf-rk3399/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/include/
H A Ds10_memory_controller.h107 #define S10_CCU_CPU0_MPRT_DDR 0xf7004400 macro
/dports/sysutils/atf-rk3328/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/include/
H A Ds10_memory_controller.h107 #define S10_CCU_CPU0_MPRT_DDR 0xf7004400 macro
/dports/sysutils/atf-fvp/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/soc/
H A Ds10_memory_controller.c160 mmio_clrbits_32(S10_CCU_CPU0_MPRT_DDR, S10_CCU_NOC_DI_SET_MSK); in init_hard_memory_controller()
/dports/sysutils/atf-sun50i_h6/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/soc/
H A Ds10_memory_controller.c160 mmio_clrbits_32(S10_CCU_CPU0_MPRT_DDR, S10_CCU_NOC_DI_SET_MSK); in init_hard_memory_controller()
/dports/sysutils/atf-sun50i_a64/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/soc/
H A Ds10_memory_controller.c160 mmio_clrbits_32(S10_CCU_CPU0_MPRT_DDR, S10_CCU_NOC_DI_SET_MSK); in init_hard_memory_controller()
/dports/sysutils/atf-rk3399/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/soc/
H A Ds10_memory_controller.c160 mmio_clrbits_32(S10_CCU_CPU0_MPRT_DDR, S10_CCU_NOC_DI_SET_MSK); in init_hard_memory_controller()
/dports/sysutils/atf-rk3328/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/soc/
H A Ds10_memory_controller.c160 mmio_clrbits_32(S10_CCU_CPU0_MPRT_DDR, S10_CCU_NOC_DI_SET_MSK); in init_hard_memory_controller()