Home
last modified time | relevance | path

Searched refs:SDMMC_RESP1 (Results 1 – 25 of 68) sorted by relevance

123

/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32H7xx_HAL_Driver/src/
H A Dstm32h7xx_hal_sd.c1497 if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
2897 hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
2928 hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
3024 response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
3150 if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
3264 *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
3279 if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
3326 if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/mmc/
H A Dstm32_sdmmc2.c44 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
306 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/mmc/
H A Dstm32_sdmmc2.c44 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
306 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/drivers/mmc/
H A Dstm32_sdmmc2.c44 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
306 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/drivers/mmc/
H A Dstm32_sdmmc2.c44 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
306 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/drivers/mmc/
H A Dstm32_sdmmc2.c44 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
306 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32H7xx_HAL_Driver/inc/
H A Dstm32h7xx_ll_sdmmc.h466 #define SDMMC_RESP1 ((uint32_t)0x00000000U) macro
471 #define IS_SDMMC_RESP(RESP) (((RESP) == SDMMC_RESP1) || \
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/mmc/
H A Dstm32_sdmmc2.c55 #define SDMMC_RESP1 0x14 /* SDMMC response 1 */ macro
341 cmd->response[0] = readl(priv->base + SDMMC_RESP1); in stm32_sdmmc2_end_cmd()

123