Home
last modified time | relevance | path

Searched refs:SH7750_CCR_REGOFS (Results 1 – 9 of 9) sorted by relevance

/dports/emulators/qemu42/qemu-4.2.1/hw/sh4/
H A Dsh7750_regs.h128 #define SH7750_CCR_REGOFS 0x00001c /* offset */ macro
129 #define SH7750_CCR SH7750_P4_REG32(SH7750_CCR_REGOFS)
130 #define SH7750_CCR_A7 SH7750_A7_REG32(SH7750_CCR_REGOFS)
/dports/emulators/qemu/qemu-6.2.0/hw/sh4/
H A Dsh7750_regs.h147 #define SH7750_CCR_REGOFS 0x00001c /* offset */ macro
148 #define SH7750_CCR SH7750_P4_REG32(SH7750_CCR_REGOFS)
149 #define SH7750_CCR_A7 SH7750_A7_REG32(SH7750_CCR_REGOFS)
/dports/emulators/qemu60/qemu-6.0.0/hw/sh4/
H A Dsh7750_regs.h148 #define SH7750_CCR_REGOFS 0x00001c /* offset */ macro
149 #define SH7750_CCR SH7750_P4_REG32(SH7750_CCR_REGOFS)
150 #define SH7750_CCR_A7 SH7750_A7_REG32(SH7750_CCR_REGOFS)
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/sh4/
H A Dsh7750_regs.h128 #define SH7750_CCR_REGOFS 0x00001c /* offset */ macro
129 #define SH7750_CCR SH7750_P4_REG32(SH7750_CCR_REGOFS)
130 #define SH7750_CCR_A7 SH7750_A7_REG32(SH7750_CCR_REGOFS)
/dports/emulators/qemu-utils/qemu-4.2.1/hw/sh4/
H A Dsh7750_regs.h128 #define SH7750_CCR_REGOFS 0x00001c /* offset */ macro
129 #define SH7750_CCR SH7750_P4_REG32(SH7750_CCR_REGOFS)
130 #define SH7750_CCR_A7 SH7750_A7_REG32(SH7750_CCR_REGOFS)
/dports/emulators/qemu5/qemu-5.2.0/hw/sh4/
H A Dsh7750_regs.h128 #define SH7750_CCR_REGOFS 0x00001c /* offset */ macro
129 #define SH7750_CCR SH7750_P4_REG32(SH7750_CCR_REGOFS)
130 #define SH7750_CCR_A7 SH7750_A7_REG32(SH7750_CCR_REGOFS)
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/sh4/
H A Dsh7750_regs.h128 #define SH7750_CCR_REGOFS 0x00001c /* offset */
129 #define SH7750_CCR SH7750_P4_REG32(SH7750_CCR_REGOFS)
130 #define SH7750_CCR_A7 SH7750_A7_REG32(SH7750_CCR_REGOFS)
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/sh4/
H A Dsh7750_regs.h148 #define SH7750_CCR_REGOFS 0x00001c /* offset */
149 #define SH7750_CCR SH7750_P4_REG32(SH7750_CCR_REGOFS)
150 #define SH7750_CCR_A7 SH7750_A7_REG32(SH7750_CCR_REGOFS)
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/sh4/
H A Dsh7750_regs.h128 #define SH7750_CCR_REGOFS 0x00001c /* offset */ macro
129 #define SH7750_CCR SH7750_P4_REG32(SH7750_CCR_REGOFS)
130 #define SH7750_CCR_A7 SH7750_A7_REG32(SH7750_CCR_REGOFS)