Home
last modified time | relevance | path

Searched refs:Set_All_Sensitized_State (Results 1 – 7 of 7) sorted by relevance

/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/
H A Dvhdl-sem.adb1952 Set_All_Sensitized_State (Subprg, Unknown);
2004 Set_All_Sensitized_State (Subprg, Unknown);
2230 Set_All_Sensitized_State (Spec, No_Signal);
2542 Set_All_Sensitized_State (Subprg, Invalid_Signal);
2605 Set_All_Sensitized_State (Subprg, No_Signal);
2647 Set_All_Sensitized_State (Subprg, No_Signal);
H A Dvhdl-sem_names.adb1758 Set_All_Sensitized_State (Subprg, Invalid_Signal);
1760 Set_All_Sensitized_State (Subprg, Read_Signal);
H A Dvhdl-sem_expr.adb1159 Set_All_Sensitized_State (Subprg, Invalid_Signal);
1169 Set_All_Sensitized_State (Subprg, Read_Signal);
H A Dvhdl-nodes.ads8456 procedure Set_All_Sensitized_State (Proc : Iir; State : Iir_All_Sensitized); subprogspec
H A Dvhdl-nodes.adb4854 procedure Set_All_Sensitized_State (Proc : Iir; State : Iir_All_Sensitized) subprogram
4861 end Set_All_Sensitized_State;
H A Dvhdl-nodes_meta.adb6917 Set_All_Sensitized_State (N, V);
/dports/cad/ghdl/ghdl-1.0.0/pyGHDL/libghdl/vhdl/
H A Dnodes.py2384 Set_All_Sensitized_State = libghdl.vhdl__nodes__set_all_sensitized_state variable