Home
last modified time | relevance | path

Searched refs:ShiftReg (Results 1 – 25 of 146) sorted by relevance

123456

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp2/simple_gemac/miim/
H A Deth_shiftreg.v106 reg [7:0] ShiftReg; // Shift register for shifting the data in and out register
118 ShiftReg[7:0] <= 8'h0;
129 4'h1 : ShiftReg[7:0] <= {2'b01, ~WriteOp, WriteOp, Fiad[4:1]};
130 4'h2 : ShiftReg[7:0] <= {Fiad[0], Rgad[4:0], 2'b10};
131 4'h4 : ShiftReg[7:0] <= CtrlData[15:8];
132 4'h8 : ShiftReg[7:0] <= CtrlData[7:0];
133 default : ShiftReg[7:0] <= 8'h0;
138 ShiftReg[7:0] <= {ShiftReg[6:0], Mdi};
141 Prsd[7:0] <= {ShiftReg[6:0], Mdi};
148 Prsd[15:8] <= {ShiftReg[6:0], Mdi};
[all …]
/dports/emulators/emu64/emu64-5.0.19/src/
H A Dmos6581_8085_class.cpp385 Voice[0]->ShiftReg=0; in WriteIO()
443 Voice[1]->ShiftReg=0; in WriteIO()
501 Voice[2]->ShiftReg=0; in WriteIO()
584 Bit0=((v->ShiftReg>>22)^(v->ShiftReg>>17))&0x01; in OscZyklus()
585 v->ShiftReg<<=1; in OscZyklus()
587 v->ShiftReg|=Bit0; in OscZyklus()
643 Bit0=((v->ShiftReg>>22)^(v->ShiftReg>>17))&0x01; in OscZyklus()
644 v->ShiftReg<<=1; in OscZyklus()
646 v->ShiftReg|=Bit0; in OscZyklus()
711 …ShiftReg&0x400000)>>11)|((v->ShiftReg&0x100000)>>10)|((v->ShiftReg&0x010000)>>7)|((v->ShiftReg&0x0… in WaveRauschen()
[all …]
/dports/games/libretro-play/Play--3cd0a367b5e24c061a6310c68c9fa7f6b531ebd4/deps/Dependencies/unrarsrc-5.2.5/unrar/
H A Drs.cpp76 int ShiftReg[MAXPAR+1]; // Linear Feedback Shift Register. in Encode() local
78 Clean(ShiftReg,ParSize+1); in Encode()
81 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
85 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
86 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
89 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/archivers/pecl-rar/rar-4.2.0/unrar/
H A Drs.cpp76 int ShiftReg[MAXPAR+1]; // Linear Feedback Shift Register. in Encode() local
78 Clean(ShiftReg,ParSize+1); in Encode()
81 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
85 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
86 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
89 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/archivers/unrar/unrar/
H A Drs.cpp76 int ShiftReg[MAXPAR+1]; // Linear Feedback Shift Register. in Encode() local
78 Clean(ShiftReg,ParSize+1); in Encode()
81 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
85 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
86 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
89 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/archivers/unrar-iconv/unrar/
H A Drs.cpp76 int ShiftReg[MAXPAR+1]; // Linear Feedback Shift Register. in Encode() local
78 Clean(ShiftReg,ParSize+1); in Encode()
81 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
85 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
86 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
89 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/archivers/libunrar6/unrar/
H A Drs.cpp76 int ShiftReg[MAXPAR+1]; // Linear Feedback Shift Register. in Encode() local
78 Clean(ShiftReg,ParSize+1); in Encode()
81 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
85 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
86 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
89 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/www/qt5-webengine/qtwebengine-everywhere-src-5.15.2/src/3rdparty/chromium/third_party/unrar/src/
H A Drs.cpp76 int ShiftReg[MAXPAR+1]; // Linear Feedback Shift Register. in Encode() local
78 Clean(ShiftReg,ParSize+1); in Encode()
81 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
85 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
86 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
89 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/security/clamav/clamav-0.104.2/libclamunrar/
H A Drs.cpp76 int ShiftReg[MAXPAR+1]; // Linear Feedback Shift Register. in Encode() local
78 Clean(ShiftReg,ParSize+1); in Encode()
81 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
85 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
86 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
89 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/security/clamav-lts/clamav-0.103.5/libclamunrar/
H A Drs.cpp76 int ShiftReg[MAXPAR+1]; // Linear Feedback Shift Register. in Encode() local
78 Clean(ShiftReg,ParSize+1); in Encode()
81 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
85 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
86 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
89 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/unrar/src/
H A Drs.cpp76 int ShiftReg[MAXPAR+1]; // Linear Feedback Shift Register. in Encode() local
78 Clean(ShiftReg,ParSize+1); in Encode()
81 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
85 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
86 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
89 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/security/hashcat/hashcat-6.2.5/deps/unrar/
H A Drs.cpp76 int ShiftReg[MAXPAR+1]; // Linear Feedback Shift Register. in Encode() local
78 Clean(ShiftReg,ParSize+1); in Encode()
81 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
85 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
86 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
89 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/graphics/comical/comical-0.8/unrar/
H A Drs.cpp64 int ShiftReg[MAXPAR+1]; in Encode() local
66 Clean(ShiftReg,ParSize+1); in Encode()
69 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
71 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
72 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
75 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/sysutils/bulk_extractor/bulk_extractor-2.0.0-beta2/src/rar/
H A Drs.cpp77 int ShiftReg[MAXPAR+1]; // Linear Feedback Shift Register. in Encode() local
79 Clean(ShiftReg,ParSize+1); in Encode()
82 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
86 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
87 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
90 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/archivers/libunrar/unrar/
H A Drs.cpp64 int ShiftReg[MAXPAR+1]; in Encode() local
66 Clean(ShiftReg,ParSize+1); in Encode()
69 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
71 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
72 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
75 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/deskutils/coolreader/coolreader-cr3.2.55/thirdparty_unman/unrar/
H A Drs.cpp76 int ShiftReg[MAXPAR+1]; // Linear Feedback Shift Register. in Encode() local
78 Clean(ShiftReg,ParSize+1); in Encode()
81 int D=Data[I]^ShiftReg[ParSize-1]; in Encode()
85 ShiftReg[J]=ShiftReg[J-1]^gfMult(GXPol[J],D); in Encode()
86 ShiftReg[0]=gfMult(GXPol[0],D); in Encode()
89 DestData[I]=ShiftReg[ParSize-I-1]; in Encode()
/dports/math/p5-Bit-ShiftReg/Bit-ShiftReg-2.0/t/
H A Df000.t6 use Bit::ShiftReg;
16 if (Bit::ShiftReg::Version() eq "2.0")
19 if ($Bit::ShiftReg::VERSION eq "2.0")
/dports/math/p5-Bit-ShiftReg/Bit-ShiftReg-2.0/
H A DREADME2 Module "Bit::ShiftReg" Version 2.0
53 'VERSION_FROM' => 'ShiftReg.pm',
59 Then edit the file "ShiftReg.pm" and change the line
61 bootstrap Bit::ShiftReg $VERSION;
65 bootstrap Bit::ShiftReg;
67 Finally, edit the file "ShiftReg.xs" and delete the line
79 package ("Bit-ShiftReg-2.0/").
118 ShiftReg.c: 15: Unable to find include file 'EXTERN.h'.
119 ShiftReg.c: 16: Unable to find include file 'perl.h'.
120 ShiftReg.c: 17: Unable to find include file 'XSUB.h'.
[all …]
H A DShiftReg.pm6 package Bit::ShiftReg;
27 bootstrap Bit::ShiftReg $VERSION;
H A DMANIFEST4 ShiftReg.pm
5 ShiftReg.xs
/dports/emulators/yuzu/yuzu-0b47f7a46/externals/dynarmic/src/frontend/A64/translate/impl/
H A Ddata_processing_logical.cpp115 const auto operand2 = ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount)); in AND_shift()
131 const auto operand2 = ir.Not(ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount))); in BIC_shift()
147 const auto operand2 = ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount)); in ORR_shift()
163 const auto operand2 = ir.Not(ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount))); in ORN_shift()
179 const auto operand2 = ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount)); in EOR_shift()
195 const auto operand2 = ir.Not(ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount))); in EON()
211 const auto operand2 = ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount)); in ANDS_shift()
228 const auto operand2 = ir.Not(ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount))); in BICS()
/dports/emulators/citra/citra-ac98458e0/externals/dynarmic/src/frontend/A64/translate/impl/
H A Ddata_processing_logical.cpp115 const auto operand2 = ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount)); in AND_shift()
131 const auto operand2 = ir.Not(ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount))); in BIC_shift()
147 const auto operand2 = ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount)); in ORR_shift()
163 const auto operand2 = ir.Not(ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount))); in ORN_shift()
179 const auto operand2 = ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount)); in EOR_shift()
195 const auto operand2 = ir.Not(ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount))); in EON()
211 const auto operand2 = ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount)); in ANDS_shift()
228 const auto operand2 = ir.Not(ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount))); in BICS()
/dports/emulators/citra-qt5/citra-ac98458e0/externals/dynarmic/src/frontend/A64/translate/impl/
H A Ddata_processing_logical.cpp115 const auto operand2 = ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount)); in AND_shift()
131 const auto operand2 = ir.Not(ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount))); in BIC_shift()
147 const auto operand2 = ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount)); in ORR_shift()
163 const auto operand2 = ir.Not(ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount))); in ORN_shift()
179 const auto operand2 = ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount)); in EOR_shift()
195 const auto operand2 = ir.Not(ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount))); in EON()
211 const auto operand2 = ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount)); in ANDS_shift()
228 const auto operand2 = ir.Not(ShiftReg(datasize, Rm, shift, ir.Imm8(shift_amount))); in BICS()
/dports/cad/ghdl/ghdl-1.0.0/testsuite/gna/issue209/
H A Dmain.vhdl4 package ShiftReg is package
8 package body ShiftReg is package
H A Dmain2.vhdl4 package ShiftReg is package
9 package body ShiftReg is package

123456