Home
last modified time | relevance | path

Searched refs:TCTR (Results 1 – 15 of 15) sorted by relevance

/dports/multimedia/dtv-scan-tables/dtv-scan-tables-20211214/dvb-s/
H A DExpress-AM5-140.0E123 [TCTR]
H A DExpress-AM5AT2-140.0E123 [TCTR]
/dports/emulators/mess/mame-mame0226/src/devices/cpu/dsp56156/
H A Ddsp56mem.h42 #define TCTR (cpustate->peripheral_ram[A2O(0xffed)]) macro
/dports/emulators/mame/mame-mame0226/src/devices/cpu/dsp56156/
H A Ddsp56mem.h42 #define TCTR (cpustate->peripheral_ram[A2O(0xffed)]) macro
/dports/emulators/qemu42/qemu-4.2.1/hw/net/
H A Drtl8139.c496 uint32_t TCTR; member
1284 s->TCTR = 0; in rtl8139_reset()
3172 s->TCTR = (current_time - s->TCTR_base) / PCI_PERIOD; in rtl8139_pre_save()
3247 VMSTATE_UINT32(TCTR, RTL8139State),
/dports/emulators/qemu/qemu-6.2.0/hw/net/
H A Drtl8139.c496 uint32_t TCTR; member
1286 s->TCTR = 0; in rtl8139_reset()
3174 s->TCTR = (current_time - s->TCTR_base) / PCI_PERIOD; in rtl8139_pre_save()
3249 VMSTATE_UINT32(TCTR, RTL8139State),
/dports/emulators/qemu5/qemu-5.2.0/hw/net/
H A Drtl8139.c496 uint32_t TCTR; member
1286 s->TCTR = 0; in rtl8139_reset()
3174 s->TCTR = (current_time - s->TCTR_base) / PCI_PERIOD; in rtl8139_pre_save()
3249 VMSTATE_UINT32(TCTR, RTL8139State),
/dports/emulators/qemu60/qemu-6.0.0/hw/net/
H A Drtl8139.c496 uint32_t TCTR; member
1286 s->TCTR = 0; in rtl8139_reset()
3174 s->TCTR = (current_time - s->TCTR_base) / PCI_PERIOD; in rtl8139_pre_save()
3249 VMSTATE_UINT32(TCTR, RTL8139State),
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/net/
H A Drtl8139.c493 uint32_t TCTR; member
1281 s->TCTR = 0; in rtl8139_reset()
3169 s->TCTR = (current_time - s->TCTR_base) / PCI_PERIOD; in rtl8139_pre_save()
3244 VMSTATE_UINT32(TCTR, RTL8139State),
/dports/emulators/qemu-utils/qemu-4.2.1/hw/net/
H A Drtl8139.c496 uint32_t TCTR; member
1284 s->TCTR = 0; in rtl8139_reset()
3172 s->TCTR = (current_time - s->TCTR_base) / PCI_PERIOD; in rtl8139_pre_save()
3247 VMSTATE_UINT32(TCTR, RTL8139State),
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/net/
H A Drtl8139.c496 uint32_t TCTR; member
1286 s->TCTR = 0; in rtl8139_reset()
3174 s->TCTR = (current_time - s->TCTR_base) / PCI_PERIOD; in rtl8139_pre_save()
3249 VMSTATE_UINT32(TCTR, RTL8139State),
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/net/
H A Drtl8139.c496 uint32_t TCTR; member
1286 s->TCTR = 0; in rtl8139_reset()
3174 s->TCTR = (current_time - s->TCTR_base) / PCI_PERIOD; in rtl8139_pre_save()
3249 VMSTATE_UINT32(TCTR, RTL8139State),
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/net/
H A Drtl8139.c496 uint32_t TCTR; member
1284 s->TCTR = 0; in rtl8139_reset()
3172 s->TCTR = (current_time - s->TCTR_base) / PCI_PERIOD; in rtl8139_pre_save()
3247 VMSTATE_UINT32(TCTR, RTL8139State),
/dports/print/lout/lout-3.40/include/
H A Ddiagf.lpg2194 /TCTR [ CTR 0 0 RADIUS TO@ANGLE ldiagatangle ldiagpadd ] cvx def
2199 FCTR TCTR ldiagangleto /LMID@ANGLE ldiagangledef
2203 FCTR TCTR ldiagangleto ldiagquadcase
2204 TCTR LTO TO
2291 /TCTR [ CTR 0 0 RADIUS TO@ANGLE ldiagatangle ldiagpadd ] cvx def
2296 FCTR TCTR ldiagangleto /LMID@ANGLE ldiagangledef
2300 FCTR TCTR ldiagangleto ldiagquadcase
2301 TCTR LTO TO
H A Ddiagf5594 # TCTR := CTR ++ RADIUS atangle { TO@ANGLE }
5598 # LMID :< FCTR angleto TCTR
5600 # { FCTR angleto TCTR } quadcase
5609 # TCTR LTO TO
5678 # TCTR := CTR ++ RADIUS atangle { TO@ANGLE }
5682 # LMID :< FCTR angleto TCTR
5684 # { FCTR angleto TCTR } quadcase
5693 # TCTR LTO TO