Home
last modified time | relevance | path

Searched refs:TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ (Results 1 – 22 of 22) sorted by relevance

/dports/emulators/qemu42/qemu-4.2.1/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h2116 #define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ 0x80000000 macro
H A Dtg3_hw.c1957 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ); in tg3_reset_hw()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h2116 #define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ 0x80000000 macro
H A Dtg3_hw.c1957 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ); in tg3_reset_hw()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h2103 #define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ 0x80000000 macro
H A Dtg3_hw.c1957 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ); in tg3_reset_hw()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/net/ethernet/broadcom/
H A Dtg3.h2076 #define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ 0x80000000 macro
H A Dtg3.c9954 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ); in tg3_reset_hw()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/net/ethernet/broadcom/
H A Dtg3.h2076 #define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ 0x80000000 macro
H A Dtg3.c9954 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ); in tg3_reset_hw()
/dports/emulators/qemu5/qemu-5.2.0/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h2116 #define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ 0x80000000 macro
H A Dtg3_hw.c1957 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ); in tg3_reset_hw()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/net/ethernet/broadcom/
H A Dtg3.h2076 #define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ 0x80000000 macro
H A Dtg3.c9954 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ); in tg3_reset_hw()
/dports/net/ipxe/ipxe-2265a65/src/drivers/net/tg3/
H A Dtg3.h2116 #define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ 0x80000000 macro
H A Dtg3_hw.c1957 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ); in tg3_reset_hw()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h2116 #define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ 0x80000000 macro
H A Dtg3_hw.c1957 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ); in tg3_reset_hw()
/dports/emulators/qemu/qemu-6.2.0/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h2116 #define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ 0x80000000 macro
H A Dtg3_hw.c1957 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ); in tg3_reset_hw()
/dports/emulators/qemu60/qemu-6.0.0/roms/ipxe/src/drivers/net/tg3/
H A Dtg3.h2116 #define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ 0x80000000 macro
H A Dtg3_hw.c1957 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ); in tg3_reset_hw()