Home
last modified time | relevance | path

Searched refs:TIM_BDTR_MOE (Results 1 – 25 of 37) sorted by relevance

12

/dports/multimedia/libv4l/linux-5.13-rc2/include/linux/mfd/
H A Dstm32-timers.h76 #define TIM_BDTR_MOE BIT(15) /* Main Output Enable */ macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/include/linux/mfd/
H A Dstm32-timers.h76 #define TIM_BDTR_MOE BIT(15) /* Main Output Enable */ macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/include/linux/mfd/
H A Dstm32-timers.h76 #define TIM_BDTR_MOE BIT(15) /* Main Output Enable */ macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/pwm/
H A Dpwm-stm32.c380 regmap_update_bits(priv->regmap, TIM_BDTR, TIM_BDTR_MOE, TIM_BDTR_MOE); in stm32_pwm_config()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/pwm/
H A Dpwm-stm32.c380 regmap_update_bits(priv->regmap, TIM_BDTR, TIM_BDTR_MOE, TIM_BDTR_MOE); in stm32_pwm_config()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/pwm/
H A Dpwm-stm32.c380 regmap_update_bits(priv->regmap, TIM_BDTR, TIM_BDTR_MOE, TIM_BDTR_MOE); in stm32_pwm_config()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32H7xx_HAL_Driver/inc/
H A Dstm32h7xx_hal_tim.h1129 #define __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE))
1159 (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); \
1170 … __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE)
H A Dstm32h7xx_ll_tim.h3392 SET_BIT(TIMx->BDTR, TIM_BDTR_MOE); in LL_TIM_EnableAllOutputs()
3407 CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE); in LL_TIM_DisableAllOutputs()
3420 return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL); in LL_TIM_IsEnabledAllOutputs()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32G4xx_HAL_Driver/inc/
H A Dstm32g4xx_hal_tim.h1283 #define __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE))
1313 (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); \
1324 … __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE)
H A Dstm32g4xx_ll_tim.h4544 SET_BIT(TIMx->BDTR, TIM_BDTR_MOE); in LL_TIM_EnableAllOutputs()
4559 CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE); in LL_TIM_DisableAllOutputs()
4572 return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL); in LL_TIM_IsEnabledAllOutputs()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F4xx_StdPeriph_Driver/src/
H A Dstm32f4xx_tim.c2274 TIMx->BDTR |= TIM_BDTR_MOE; in TIM_CtrlPWMOutputs()
2279 TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE; in TIM_CtrlPWMOutputs()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F4xx_StdPeriph_Driver/src/
H A Dstm32f4xx_tim.c2274 TIMx->BDTR |= TIM_BDTR_MOE; in TIM_CtrlPWMOutputs()
2279 TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE; in TIM_CtrlPWMOutputs()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F37x_StdPeriph_Driver/src/
H A Dstm32f37x_tim.c701 TIMx->BDTR |= TIM_BDTR_MOE; in TIM_CtrlPWMOutputs()
706 TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE)); in TIM_CtrlPWMOutputs()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F37x_StdPeriph_Driver/src/
H A Dstm32f37x_tim.c701 TIMx->BDTR |= TIM_BDTR_MOE; in TIM_CtrlPWMOutputs()
706 TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE)); in TIM_CtrlPWMOutputs()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F0xx_StdPeriph_Driver/src/
H A Dstm32f0xx_tim.c710 TIMx->BDTR |= TIM_BDTR_MOE; in TIM_CtrlPWMOutputs()
715 TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE)); in TIM_CtrlPWMOutputs()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32G4xx_HAL_Driver/src/
H A Dstm32g4xx_hal_tim_ex.c2716 (READ_BIT(tmpbdtr, TIM_BDTR_MOE) == 0U)) in HAL_TIMEx_DisarmBreakInput()
2729 (READ_BIT(tmpbdtr, TIM_BDTR_MOE) == 0U)) in HAL_TIMEx_DisarmBreakInput()
H A Dstm32g4xx_ll_tim.c751 MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput); in LL_TIM_BDTR_Init()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F30x_StdPeriph_Driver/src/
H A Dstm32f30x_tim.c2863 TIMx->BDTR |= TIM_BDTR_MOE; in TIM_CtrlPWMOutputs()
2868 TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE; in TIM_CtrlPWMOutputs()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32H7xx_HAL_Driver/src/
H A Dstm32h7xx_ll_tim.c767 MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput); in LL_TIM_BDTR_Init()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_f37x/
H A Dstm32f37x.h5178 #define TIM_BDTR_MOE ((uint16_t)0x8000) /*!<Main Output enable */ macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_f0xx/
H A Dstm32f0xx.h5256 #define TIM_BDTR_MOE ((uint16_t)0x8000) /*!<Main Output enable */ macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/CMSIS/CM3_f37x/
H A Dstm32f37x.h5178 #define TIM_BDTR_MOE ((uint16_t)0x8000) /*!<Main Output enable */ macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/CMSIS/CM3_f10x/
H A Dstm32f10x.h3990 #define TIM_BDTR_MOE ((uint16_t)0x8000) /*!<Main Output enable */ macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_f10x/
H A Dstm32f10x.h3990 #define TIM_BDTR_MOE ((uint16_t)0x8000) /*!<Main Output enable */ macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/CMSIS/CM3_f30x/
H A Dstm32f30x.h8694 #define TIM_BDTR_MOE ((uint32_t)0x00008000) /*!<Main Output enab… macro

12