Home
last modified time | relevance | path

Searched refs:TIM_CR2_MMS (Results 1 – 25 of 42) sorted by relevance

12

/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/iio/trigger/
H A Dstm32-timer-trigger.c167 regmap_update_bits(priv->regmap, TIM_CR2, TIM_CR2_MMS, in stm32_timer_start()
200 regmap_update_bits(priv->regmap, TIM_CR2, TIM_CR2_MMS, 0); in stm32_timer_stop()
297 cr2 = (cr2 & TIM_CR2_MMS) >> TIM_CR2_MMS_SHIFT; in stm32_tt_show_master_mode()
316 mask = TIM_CR2_MMS; in stm32_tt_store_master_mode()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/iio/trigger/
H A Dstm32-timer-trigger.c167 regmap_update_bits(priv->regmap, TIM_CR2, TIM_CR2_MMS, in stm32_timer_start()
200 regmap_update_bits(priv->regmap, TIM_CR2, TIM_CR2_MMS, 0); in stm32_timer_stop()
297 cr2 = (cr2 & TIM_CR2_MMS) >> TIM_CR2_MMS_SHIFT; in stm32_tt_show_master_mode()
316 mask = TIM_CR2_MMS; in stm32_tt_store_master_mode()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/iio/trigger/
H A Dstm32-timer-trigger.c167 regmap_update_bits(priv->regmap, TIM_CR2, TIM_CR2_MMS, in stm32_timer_start()
200 regmap_update_bits(priv->regmap, TIM_CR2, TIM_CR2_MMS, 0); in stm32_timer_stop()
297 cr2 = (cr2 & TIM_CR2_MMS) >> TIM_CR2_MMS_SHIFT; in stm32_tt_show_master_mode()
316 mask = TIM_CR2_MMS; in stm32_tt_store_master_mode()
/dports/multimedia/libv4l/linux-5.13-rc2/include/linux/mfd/
H A Dstm32-timers.h38 #define TIM_CR2_MMS (BIT(4) | BIT(5) | BIT(6)) /* Master mode selection */ macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/include/linux/mfd/
H A Dstm32-timers.h38 #define TIM_CR2_MMS (BIT(4) | BIT(5) | BIT(6)) /* Master mode selection */ macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/include/linux/mfd/
H A Dstm32-timers.h38 #define TIM_CR2_MMS (BIT(4) | BIT(5) | BIT(6)) /* Master mode selection */ macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32H7xx_HAL_Driver/src/
H A Dstm32h7xx_hal_tim_ex.c209 htim->Instance->CR2 &= ~TIM_CR2_MMS; in HAL_TIMEx_HallSensor_Init()
1668 tmpcr2 &= ~TIM_CR2_MMS; in HAL_TIMEx_MasterConfigSynchronization()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32G4xx_HAL_Driver/src/
H A Dstm32g4xx_hal_tim_ex.c232 htim->Instance->CR2 &= ~TIM_CR2_MMS; in HAL_TIMEx_HallSensor_Init()
2053 tmpcr2 &= ~TIM_CR2_MMS; in HAL_TIMEx_MasterConfigSynchronization()
/dports/security/py-pyvex/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_ll_tim.h2284 MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization); in LL_TIM_SetTriggerOutput()
/dports/devel/py-cle/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_ll_tim.h2284 MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization); in LL_TIM_SetTriggerOutput()
/dports/security/py-angr/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_ll_tim.h2284 MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization); in LL_TIM_SetTriggerOutput()
/dports/security/py-ailment/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_ll_tim.h2284 MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization); in LL_TIM_SetTriggerOutput()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F4xx_StdPeriph_Driver/src/
H A Dstm32f4xx_tim.c2942 TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS; in TIM_SelectOutputTrigger()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F4xx_StdPeriph_Driver/src/
H A Dstm32f4xx_tim.c2942 TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS; in TIM_SelectOutputTrigger()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F37x_StdPeriph_Driver/src/
H A Dstm32f37x_tim.c2773 TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS); in TIM_SelectOutputTrigger()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F37x_StdPeriph_Driver/src/
H A Dstm32f37x_tim.c2773 TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS); in TIM_SelectOutputTrigger()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F0xx_StdPeriph_Driver/src/
H A Dstm32f0xx_tim.c2954 TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS); in TIM_SelectOutputTrigger()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32H7xx_HAL_Driver/inc/
H A Dstm32h7xx_ll_tim.h3034 MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization); in LL_TIM_SetTriggerOutput()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F30x_StdPeriph_Driver/src/
H A Dstm32f30x_tim.c3531 TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS; in TIM_SelectOutputTrigger()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32G4xx_HAL_Driver/inc/
H A Dstm32g4xx_ll_tim.h3903 MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization); in LL_TIM_SetTriggerOutput()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_f37x/
H A Dstm32f37x.h4932 #define TIM_CR2_MMS ((uint16_t)0x0070) /*!<MMS[2:0] bits (Maste… macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_f0xx/
H A Dstm32f0xx.h5010 #define TIM_CR2_MMS ((uint16_t)0x0070) /*!<MMS[2:0] bits (Maste… macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/CMSIS/CM3_f37x/
H A Dstm32f37x.h4932 #define TIM_CR2_MMS ((uint16_t)0x0070) /*!<MMS[2:0] bits (Maste… macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/CMSIS/CM3_f10x/
H A Dstm32f10x.h3747 #define TIM_CR2_MMS ((uint16_t)0x0070) /*!<MMS[2:0] bits (Maste… macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_f10x/
H A Dstm32f10x.h3747 #define TIM_CR2_MMS ((uint16_t)0x0070) /*!<MMS[2:0] bits (Maste… macro

12