Home
last modified time | relevance | path

Searched refs:TruthAll (Results 1 – 1 of 1) sorted by relevance

/dports/cad/abc/abc-a4518e6f833885c905964f1233d11e5b941ec24c/src/map/if/
H A DifDec16.c72 static word TruthAll[CLU_VAR_MAX][CLU_WRD_MAX] = {{0}}; variable
612 TruthAll[i][k] = Truth6[i]; in If_CluInitTruthTables()
615 TruthAll[i][k] = ((k >> (i-6)) & 1) ? ~(word)0 : 0; in If_CluInitTruthTables()
647 if ( TruthAll[0][0] == 0 ) in If_CluVerify()
651 If_CluCopy( pTTFans[i], TruthAll[(int)g->pVars[i]], nVars ); in If_CluVerify()
658 If_CluCopy( pTTFans[i], TruthAll[(int)r->pVars[i]], nVars ); in If_CluVerify()
680 if ( TruthAll[0][0] == 0 ) in If_CluVerify3()
684 If_CluCopy( pTTFans[i], TruthAll[(int)g->pVars[i]], nVars ); in If_CluVerify3()
688 If_CluCopy( pTTFans[i], TruthAll[(int)g2->pVars[i]], nVars ); in If_CluVerify3()
697 If_CluCopy( pTTFans[i], TruthAll[(int)r->pVars[i]], nVars ); in If_CluVerify3()