/dports/devel/intel-graphics-compiler/intel-graphics-compiler-igc-1.0.9636/visa/VisaToG4/ |
H A D | TranslateSendMedia.cpp | 136 Type_UD, GRFALIGN); in translateVISAMediaLoadInst() 142 Type_UD); in translateVISAMediaLoadInst() 334 temp = obj_size/TypeSize(Type_UD); in translateVISAMediaStoreInst() 775 (isBigKernel << 23), Type_UD); in translateVISASamplerVAGenericInst() 785 Type_UD); in translateVISASamplerVAGenericInst() 802 (0x3 << 23), Type_UD); in translateVISASamplerVAGenericInst() 815 getRegionScalar(), Type_UD); in translateVISASamplerVAGenericInst() 825 getRegionScalar(), Type_UD); in translateVISASamplerVAGenericInst() 1181 Type_UD); in translateVISAVaSklPlusGeneralInst() 1205 Type_UD); in translateVISAVaSklPlusGeneralInst() [all …]
|
H A D | TranslateSendSync.cpp | 43 0, 0, rd, Type_UD); in translateLscFence() 200 createNullDst(Type_UD), in generateNamedBarrier() 202 createImm(desc, Type_UD), in generateNamedBarrier() 216 auto src = createImm(0, Type_UD); in generateNamedBarrier() 231 createNullDst(Type_UD), in generateNamedBarrier() 233 createImm(desc, Type_UD), in generateNamedBarrier() 265 createNullDst(Type_UD), in generateSingleBarrier() 267 createImm(desc, Type_UD), in generateSingleBarrier() 447 Type_UD); in generateBarrierSend() 471 createNullDst(Type_UD), in generateBarrierSend() [all …]
|
H A D | TranslateSend3D.cpp | 109 G4_Imm* src0Imm = createImm(0, Type_UD); in translateVISASampleInfoInst() 142 createNullSrc(Type_UD), 0, retSize, in translateVISASampleInfoInst() 199 msg = createSendPayloadDcl(numElts, Type_UD); in translateVISAResInfoInst() 268 m1 = createNullSrc(Type_UD); in translateVISAResInfoInst() 369 msg = createSendPayloadDcl(numElts, Type_UD); in translateVISAURBWrite3DInst() 640 msg = createSendPayloadDcl(numElts, Type_UD); in translateVISARTWrite3DInst() 670 r1HeaderOpnd->setType(Type_UD); in translateVISARTWrite3DInst() 751 getRegionScalar(), Type_UD); in translateVISARTWrite3DInst() 772 getRegionScalar(), Type_UD); in translateVISARTWrite3DInst() 1124 srcToUse = createNullSrc(Type_UD); in translateVISARTWrite3DInst() [all …]
|
H A D | TranslateSendLdStLegacy.cpp | 1409 0, 0, 1, Type_UD); in BuildMH1_A32_PSM() 1422 0, 0, 1, Type_UD); in BuildMH1_BTS_PSM() 1428 0, 7, 1, Type_UD); in BuildMH1_BTS_PSM() 1929 0, 0, 1, Type_UD); in BuildMH2_A32_PSM() 1935 0, 5, 1, Type_UD); in BuildMH2_A32_PSM() 1943 0, 0, 1, Type_UD); in BuildMH2_A32_PSM() 1950 0, 7, 1, Type_UD); in BuildMH2_A32_PSM() 1987 0, 0, 1, Type_UD); in BuildMH2_A32() 1993 0, 5, 1, Type_UD); in BuildMH2_A32() 2302 0, 0, 1, Type_UD); in BuildMH_A32_GO() [all …]
|
H A D | TranslateBranches.cpp | 88 G4_Declare *FCRet = createTempVar(2, Type_UD, Four_Word); in translateVISACFCallInst() 215 auto* privateMemPatch = createRelocImm(Type_UD); in translateVISACFSymbolInst() 216 dst->setType(Type_UD); in translateVISACFSymbolInst() 229 auto* funcAddrLow = createRelocImm(Type_UD); in translateVISACFSymbolInst() 230 auto* funcAddrHigh = createRelocImm(Type_UD); in translateVISACFSymbolInst() 234 … auto dstLo = createDst(dst->getBase(), dst->getRegOff(), dst->getSubRegOff() * 2, 1, Type_UD); in translateVISACFSymbolInst() 237 … auto dstHi = createDst(dst->getBase(), dst->getRegOff(), dst->getSubRegOff() * 2 + 1, 1, Type_UD); in translateVISACFSymbolInst() 292 tmpFCRet = createTempVar(2, Type_UD, Four_Word); in translateVISACFRetInst() 296 Type_UD); in translateVISACFRetInst() 303 createNullDst(Type_UD), in translateVISACFRetInst()
|
H A D | TranslateSendLdStLsc.cpp | 672 0, 0, rd, Type_UD); in translateLscTypedInst() 935 addrTmpDeclUd->getRegVar(), 0, 0, 1, Type_UD); in lscBuildStridedPayload() 944 addrTmpDeclUd->getRegVar(), 0, 2, 1, Type_UD); in lscBuildStridedPayload() 957 getRegionScalar(), Type_UD); in lscBuildStridedPayload() 1023 movUD(dstSubReg, createImmWithLowerType(imm, Type_UD)); in lscBuildBlock2DPayload() 1053 getRegionScalar(), Type_UD); in lscBuildBlock2DPayload() 1229 srcType == Type_UD || srcType == Type_D || in lscAdd() 1326 Type_UD); in lscAdd64AosEmu() 1342 G4_Imm *srcImmLo32 = createImm(addImm64 & 0xFFFFFFFF, Type_UD); in lscAdd64AosEmu() 1353 createDst(TMP_LO32->getRegVar(), 0, 0, 1, Type_UD); in lscAdd64AosEmu() [all …]
|
H A D | TranslateALU.cpp | 326 dstType = Type_UD; in translateVISACompareInst() 411 g4Srcs[i] = createImm(imm->getInt(), Type_UD); in translateVISALogicInst() 496 src0Opnd->asSrcRegRegion()->setType(Type_UD); in translateVISADataMovementInst() 497 dstOpnd->setType(Type_UD); in translateVISADataMovementInst() 544 dstOpnd->setType(exsize == 32 ? Type_UD: Type_UW); in translateVISADataMovementInst() 565 G4_DstRegRegion *null_dst_opnd = createNullDst(Type_UD); in translateVISADataMovementInst() 626 … src0Opnd->asSrcRegRegion()->setType(flagDcl->getNumberFlagElements() > 16 ? Type_UD : Type_UW); in translateVISADataMovementInst()
|
H A D | TranslateMisc.cpp | 282 createSendPayloadDcl(msgSizes[current]/TypeSize(Type_UD), Type_UD); in preparePayload() 361 G4_Declare *payloadDeclUD = createSendPayloadDcl(numPayloadGRF * getGRFSize() / 4, Type_UD); in coalescePayload() 508 G4_DstRegRegion* varDstRgn = createDst(var->getBase(), 0, 0, 1, Type_UD); in translateVISALifetimeInst() 516 G4_SrcRegRegion* varSrcRgn = createSrc(var->getBase(), 0, 0, getRegionScalar(), Type_UD); in translateVISALifetimeInst()
|
H A D | TranslateMath.cpp | 168 …Inst = builder.createSrc(builder.phyregpool.getCr0Reg(), 0, 0, builder.getRegionScalar(), Type_UD); in setDefaultRoundDenorm() 173 …ion* cr0DstRegOpndForAndInst = builder.createDst(builder.phyregpool.getCr0Reg(), 0, 0, 1, Type_UD); in setDefaultRoundDenorm() 174 …Inst = builder.createSrc(builder.phyregpool.getCr0Reg(), 0, 0, builder.getRegionScalar(), Type_UD); in setDefaultRoundDenorm() 176 builder.createImm(0xffffffcf, Type_UD), InstOpt_WriteEnable, true); in setDefaultRoundDenorm() 187 …r0DstRegOpndForRestoreIfInst = builder.createDst(builder.phyregpool.getCr0Reg(), 0, 0, 1, Type_UD); in restoreCR0_0() 290 G4_Declare* regCR0 = createTempVarWithNoSpill(1, Type_UD, Any); in translateVISAArithmeticDoubleInst() 659 G4_Declare* regCR0 = createTempVarWithNoSpill(1, Type_UD, Any); in translateVISAArithmeticSingleDivideIEEEInst() 920 G4_Declare* regCR0 = createTempVarWithNoSpill(1, Type_UD, Any); in translateVISAArithmeticSingleSQRTIEEEInst() 1195 G4_Declare* regCR0 = createTempVarWithNoSpill(1, Type_UD, Any); in translateVISAArithmeticDoubleSQRTInst()
|
/dports/devel/intel-graphics-compiler/intel-graphics-compiler-igc-1.0.9636/visa/ |
H A D | BuildIRImpl.cpp | 612 dcl = createDeclareNoLookup(name, G4_GRF, numEltPerGRF<Type_UD>(), 12, Type_UD); in createPreDefinedVars() 683 Type_UD); in createBuiltinDecls() 696 Type_UD); in createBuiltinDecls() 704 Type_UD); in createBuiltinDecls() 1259 return Type_UD; in getNewType() 1263 case Type_UD: in getNewType() 1273 return Type_UD; in getNewType() 1484 0, 3, 1, Type_UD); in emitSampleIndexGE16() 3298 Type_UD); in checkSendDst() 3724 if (type1 == Type_UD || type2 == Type_UD) in findConstFoldCommonType() [all …]
|
H A D | G4_Opcode.h | 25 #define IS_DTYPE(x) ((x) == Type_D || (x) == Type_UD) 33 #define IS_UNSIGNED_INT(x) ((x) == Type_UB || (x) == Type_UW || (x) == Type_UD || (x) == Type_UQ) 40 … == Type_B ||type == Type_UB ||type == Type_V ||type == Type_UV ||type == Type_UD ||type == Type_D) 194 Type_UD = 0,// unsigned double word integer enumerator 224 {Type_UD, 32, 4, 0x0F, "ud"}, 483 return Type_UD; in floatToSameWidthIntType() 488 return Type_UD; in floatToSameWidthIntType() 528 case Type_UD: in Get_G4_SubRegAlign_From_Type()
|
H A D | SpillManagerGMRF.cpp | 1207 DEF_HORIZ_STRIDE, Type_UD); in createPostDstSpillRangeDeclare() 1524 rDesc, Type_UD); in createBlockSpillRangeSrcRegion() 1569 width, height, Type_UD, in createMRangeDeclare() 1711 DEF_HORIZ_STRIDE, Type_UD); in createMHeaderInputDstRegion() 1723 Type_UD); in createMHeaderBlockOffsetDstRegion() 1737 rDesc, Type_UD); in createInputPayloadSrcRegion() 2136 0, 0, rDesc, Type_UD); in createAddFPInst() 2617 return builder_->createImm(message, Type_UD); in createFillSendMsgDesc() 2837 DEF_HORIZ_STRIDE, Type_UD); in createLSCFill() 2868 DEF_HORIZ_STRIDE, Type_UD); in createLSCFill() [all …]
|
H A D | HWConformity.cpp | 1602 dst->setType(Type_UD); in fixRotate() 1615 src->setType(Type_UD); in fixRotate() 2643 if (dstType == Type_UD) in fixMULHInst() 2880 (dstOffset % numEltPerGRF<Type_UB>()) / TypeSize(Type_UD), 1, Type_UD); in copyDwords() 2926 newSrc->setType(Type_UD); in copyDwordsIndirect() 4510 case Type_UD: in fixMADInst() 7891 srcTy = Type_UD; in fixSrc2() 8156 execType = Type_UD; in change64bStride2CopyToUD() 8449 return Type_UD; in fixUnalignedRegions() 8454 return Type_UD; in fixUnalignedRegions() [all …]
|
H A D | Optimizer.cpp | 839 Type_UD); in insertDummyMov() 845 Type_UD); in insertDummyMov() 4487 return Type_UD; in foldCmpToCondMod() 6413 Type_UD); in hoistBarrierHeaderToTop() 6419 Type_UD); in hoistBarrierHeaderToTop() 8132 Type_UD); in createR0Copy() 8201 numElt = grfSize / TypeSize(Type_UD); in initializePayload() 9273 builder.createImm(32, Type_UD), in createInstForJmpiSequence() 11416 auto newTy = Type_UD; in changeMoveType() 12157 Ty = Type_UD; in doNoMaskWA() [all …]
|
H A D | SpillCleanup.cpp | 24 row, 0, kernel.fg.builder->getRegionStride1(), Type_UD); in generateCoalescedSpill() 52 numEltPerGRF<Type_UD>(), dclSize, Type_UD, DeclareType::CoalescedFill); in generateCoalescedFill() 105 oldFill.first->getBase(), rowOff, 0, 1, Type_UD); in copyToOldFills() 108 … coalescedFillDst->getBase(), offToUse, 0, kernel.fg.builder->getRegionStride1(), Type_UD); in copyToOldFills() 130 numEltPerGRF<Type_UD>(), payloadSize, Type_UD, DeclareType::CoalescedSpill); in createCoalescedSpillDcl() 1399 numEltPerGRF<Type_UD>(), src1->getTopDcl()->getNumRows(), in fixSendsSrcOverlap() 1400 Type_UD); in fixSendsSrcOverlap() 1407 kernel.fg.builder->getRegionStride1(), Type_UD); in fixSendsSrcOverlap() 1409 copyDcl->getRegVar(), row, 0, 1, Type_UD); in fixSendsSrcOverlap() 1418 kernel.fg.builder->getRegionStride1(), Type_UD); in fixSendsSrcOverlap() [all …]
|
H A D | G4_BB.cpp | 1444 G4_Declare *dcl = builder->createSendPayloadDcl(numEltPerGRF<Type_UD>(), Type_UD); in addEOTSend() 1449 G4_ExecSize(numEltPerGRF<Type_UD>()), movDst, r0Src, InstOpt_WriteEnable, false); in addEOTSend() 1465 G4_DstRegRegion *sendDst = builder->createNullDst(Type_UD); in addEOTSend() 1474 builder->createImm(desc, Type_UD), in addEOTSend() 1615 builder->createNullDst(Type_UD), sendMsgOpnd, in addSamplerFlushBeforeEOT() 1616 builder->createImm(desc, Type_UD), in addSamplerFlushBeforeEOT() 1628 G4_Declare *tmpDest = builder->createTempVar(g4::SIMD8, Type_UD, GRFALIGN); in addSamplerFlushBeforeEOT() 1635 builder->createImm(desc, Type_UD), in addSamplerFlushBeforeEOT()
|
H A D | SplitAlignedScalars.cpp | 381 return std::make_tuple(2, Type_UD); in run() 435 G4_Type typeToUse = Type_UD; in run() 487 G4_Type typeToUse = Type_UD; in run()
|
H A D | SpillCode.cpp | 43 type == Type_UD || in createNewSpillLocDeclare() 106 type == Type_UD || in createNewTempAddrDeclare() 158 type = Type_UD; in genRegMov()
|
H A D | GraphColor.cpp | 7452 return builder.createImm(message, Type_UD); in createMsgDesc() 7527 Type_UD, GRFALIGN, StackCallStr); in saveRegs() 7530 builder.getRegionStride1(), Type_UD); in saveRegs() 7623 Type_UD, GRFALIGN, StackCallStr); in restoreRegs() 8419 …auto retDcl = builder.createHardwiredDeclare(numEltPerGRF<Type_UD>() * retSize, Type_UD, IR_Builde… in addCallerSavePseudoCode() 8483 unsigned subRegNum = numEltPerGRF<Type_UD>() - 4; in addStoreRestoreToReturn() 12050 if (dcl->getByteSize() >= numEltPerGRF<Type_UD>() * TypeSize(Type_UD) && in verifyAlign() 12051 dcl->getByteSize() <= 2 * numEltPerGRF<Type_UD>() * TypeSize(Type_UD) && in verifyAlign() 12052 kernel->getSimdSize() > numEltPerGRF<Type_UD>()) in verifyAlign() 13057 Type_UD); in insertRestoreAddr() [all …]
|
H A D | VarSplit.cpp | 493 G4_RegFileKind::G4_GRF, numEltPerGRF<Type_UD>(), numRows, Type_UD); in split() 507 kernel.fg.builder->getRegionStride1(), Type_UD); in split() 508 G4_ExecSize execSize {(getGRFSize() / TypeSize(Type_UD)) * numRows}; in split() 1257 G4_ExecSize execSize{ numEltPerGRF<Type_UD>() }; in copy() 1260 execSize = G4_ExecSize(numEltPerGRF<Type_UD>() * 2); in copy()
|
H A D | FlowGraph.cpp | 382 G4_DstRegRegion* nullDst = builder->createNullDst(Type_UD); in insertDummyUUIDMov() 384 G4_Operand* randImm = (G4_Operand*)builder->createImm(uuID, Type_UD); in insertDummyUUIDMov() 1175 builder->createImm(rawDesc->getExtendedDesc(), Type_UD), 3); in handleExit() 3474 … tmpFlagDcl->getRegVar(), 0, 0, 1, execSize == g4::SIMD2 ? Type_UD : Type_UW); in processGoto() 3876 … scratchRegDcl = builder.createDeclareNoLookup("SR", G4_GRF, numEltPerGRF<Type_UD>(), 1, Type_UD); in addFrameSetupDeclares() 3894 …lareNoLookup("VCE_SAVE", G4_GRF, numEltPerGRF<Type_UD>(), static_cast<unsigned short>(numRowsVCE),… in addSaveRestorePseudoDeclares() 3921 …eateDeclareNoLookup(name, G4_GRF, numEltPerGRF<Type_UD>(), builder.kernel.getCallerSaveLastGRF(), … in addSaveRestorePseudoDeclares() 4666 G4_Type DstTy = (predSize > 16) ? Type_UD : Type_UW; in convertJmpiToGoto() 4825 assert((target_operand->getType() == Type_UD) || (target_operand->getType() == Type_D) || in getTargetOffset() 4828 … return (target_operand->getType() == Type_UD || target_operand->getType() == Type_D) ? 12 : 8; in getTargetOffset()
|
H A D | RegAlloc.cpp | 116 if (dst != NULL && dst->getRegAccess() == Direct && dst->getType() != Type_UD) in doPointsToAnalysis() 151 if (dst != NULL && dst->getRegAccess() == Direct && dst->getType() != Type_UD) in doPointsToAnalysis() 2831 …4_Declare* r1_dst = builder->createDeclareNoLookup(n, G4_GRF, numEltPerGRF<Type_UD>(), 1, Type_UD); in setABIForStackCallFunctionCalls() 2833 G4_DstRegRegion* dstRgn = builder->createDst(r1_dst->getRegVar(), 0, 0, 1, Type_UD); in setABIForStackCallFunctionCalls() 2842 …Declare* r1_src = builder->createDeclareNoLookup(n, G4_INPUT, numEltPerGRF<Type_UD>(), 1, Type_UD); in setABIForStackCallFunctionCalls() 2844 G4_Operand* srcRgn = builder->createSrc(r1_src->getRegVar(), 0, 0, rd, Type_UD); in setABIForStackCallFunctionCalls() 3496 kernel.fg.getScratchRegDcl()->getRegVar(), 0, 7, 1, Type_UD); in replaceSSO() 3514 kernel.fg.getScratchRegDcl(), 7 * TypeSize(Type_UD)); in replaceSSO()
|
H A D | G4_Verifier.cpp | 1055 if (!(s1Ty == Type_UD || s1Ty == Type_D) || !(s2Ty == Type_UD || s2Ty == Type_D)) in verifyDpas() 1065 if (!(s0Ty == Type_UD || s0Ty == Type_D) || !(dTy == Type_UD || dTy == Type_D)) in verifyDpas()
|
/dports/devel/intel-graphics-compiler/intel-graphics-compiler-igc-1.0.9636/visa/Passes/ |
H A D | SendFusion.cpp | 976 Ty = Type_UD; // source payload in packPayload() 1025 Ty = Type_UD; // source payload in packPayload() 1186 dmaskDecl->getRegVar(), 0, 0, 1, Type_UD); in createDMask() 1206 dmaskDecl->getRegVar(), 0, 0, 1, Type_UD); in createDMask() 1278 tmpDecl->getRegVar(), 0, 0, 1, Type_UD); in createFlagPerBB() 1427 DstTy = Type_UD; in doFusion() 1434 Dst = Builder->createNullDst(Type_UD); in doFusion() 1489 Builder->createImm(newDesc->getDesc(), Type_UD), in doFusion() 1537 P0Ty = Type_UD; in doFusion() 1549 P1Ty = Type_UD; in doFusion() [all …]
|
/dports/devel/intel-graphics-compiler/intel-graphics-compiler-igc-1.0.9636/IGC/Metrics/proto_schema/ |
H A D | variable_info.proto | 18 Type_UD = 0; // unsigned double word integer enumerator
|