Home
last modified time | relevance | path

Searched refs:UDCCR_EMCE (Results 1 – 25 of 79) sorted by relevance

1234

/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/arm/mach-pxa/
H A Dpxa27x-udc.h27 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/arm/mach-pxa/
H A Dpxa27x-udc.h27 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration macro
/dports/multimedia/libv4l/linux-5.13-rc2/arch/arm/mach-pxa/
H A Dpxa27x-udc.h27 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/usb/gadget/udc/
H A Dpxa27x_udc.h53 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration macro
H A Dpxa27x_udc.c115 (tmp & UDCCR_EMCE) ? " emce" : "", in state_dbg_show()
1713 if (udc_readl(udc, UDCCR) & UDCCR_EMCE) in udc_enable()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/usb/gadget/udc/
H A Dpxa27x_udc.h53 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration macro
H A Dpxa27x_udc.c115 (tmp & UDCCR_EMCE) ? " emce" : "", in state_dbg_show()
1713 if (udc_readl(udc, UDCCR) & UDCCR_EMCE) in udc_enable()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/usb/gadget/udc/
H A Dpxa27x_udc.h53 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration macro
H A Dpxa27x_udc.c115 (tmp & UDCCR_EMCE) ? " emce" : "", in state_dbg_show()
1713 if (udc_readl(udc, UDCCR) & UDCCR_EMCE) in udc_enable()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h447 #define UDCCR_EMCE (1 << 3) /* Endpoint Memory Configuration Error */ macro

1234