Home
last modified time | relevance | path

Searched refs:UNIPHIER_UART_LCR_MCR (Results 1 – 25 of 131) sorted by relevance

123456

/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/mach-uniphier/debug-uart/
H A Ddebug-uart.c15 #define UNIPHIER_UART_LCR_MCR 0x10 macro
75 writel(UART_LCR_WLEN8 << 8, base + UNIPHIER_UART_LCR_MCR); in _debug_uart_init()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/mach-uniphier/debug-uart/
H A Ddebug-uart.c15 #define UNIPHIER_UART_LCR_MCR 0x10 macro
75 writel(UART_LCR_WLEN8 << 8, base + UNIPHIER_UART_LCR_MCR); in _debug_uart_init()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/arch/arm/mach-uniphier/debug-uart/
H A Ddebug-uart.c15 #define UNIPHIER_UART_LCR_MCR 0x10 macro
75 writel(UART_LCR_WLEN8 << 8, base + UNIPHIER_UART_LCR_MCR); in _debug_uart_init()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/arch/arm/mach-uniphier/debug-uart/
H A Ddebug-uart.c15 #define UNIPHIER_UART_LCR_MCR 0x10 macro
75 writel(UART_LCR_WLEN8 << 8, base + UNIPHIER_UART_LCR_MCR); in _debug_uart_init()
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/arch/arm/mach-uniphier/debug-uart/
H A Ddebug-uart.c15 #define UNIPHIER_UART_LCR_MCR 0x10 macro
75 writel(UART_LCR_WLEN8 << 8, base + UNIPHIER_UART_LCR_MCR); in _debug_uart_init()
/dports/sysutils/u-boot-nanopi-neo2/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-pinebookpro/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/serial/
H A Dserial_uniphier.c28 #define UNIPHIER_UART_LCR_MCR (4 << (UNIPHIER_UART_REGSHIFT)) macro
150 tmp = readl(priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()
153 writel(tmp, priv->membase + UNIPHIER_UART_LCR_MCR); in uniphier_serial_probe()

123456