Home
last modified time | relevance | path

Searched refs:VEX_MIPS_COMP_ID (Results 1 – 16 of 16) sorted by relevance

/dports/devel/valgrind-lts/valgrind-dragonfly-dragonfly/VEX/pub/
H A Dlibvex.h246 #define VEX_MIPS_COMP_ID(x) ((x) & 0x00FF0000) macro
264 #define VEX_MIPS_PROC_DSP2(x) ((VEX_MIPS_COMP_ID(x) == VEX_PRID_COMP_MIPS) && \
268 ((VEX_MIPS_COMP_ID(x) == VEX_PRID_COMP_MIPS) && \
272 #define VEX_MIPS_PROC_MSA(x) ((VEX_MIPS_COMP_ID(x) == VEX_PRID_COMP_MIPS) && \
/dports/devel/valgrind/valgrind-dragonfly-dragonfly/VEX/pub/
H A Dlibvex.h246 #define VEX_MIPS_COMP_ID(x) ((x) & 0x00FF0000) macro
264 #define VEX_MIPS_PROC_DSP2(x) ((VEX_MIPS_COMP_ID(x) == VEX_PRID_COMP_MIPS) && \
268 ((VEX_MIPS_COMP_ID(x) == VEX_PRID_COMP_MIPS) && \
272 #define VEX_MIPS_PROC_MSA(x) ((VEX_MIPS_COMP_ID(x) == VEX_PRID_COMP_MIPS) && \
/dports/security/py-pyvex/pyvex-9.0.5405/vex/pub/
H A Dlibvex.h250 #define VEX_MIPS_COMP_ID(x) ((x) & 0x00FF0000) macro
261 #define VEX_MIPS_PROC_DSP2(x) ((VEX_MIPS_COMP_ID(x) == VEX_PRID_COMP_MIPS) && \
265 ((VEX_MIPS_COMP_ID(x) == VEX_PRID_COMP_MIPS) && \
/dports/devel/valgrind-lts/valgrind-dragonfly-dragonfly/VEX/priv/
H A Dmain_main.c1750 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_MIPS) { in show_hwcaps_mips32()
1767 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_BROADCOM) { in show_hwcaps_mips32()
1772 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_NETLOGIC) { in show_hwcaps_mips32()
1777 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_CAVIUM) { in show_hwcaps_mips32()
1787 if ((VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_LEGACY) && in show_hwcaps_mips32()
1798 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_NETLOGIC) { in show_hwcaps_mips64()
1803 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_CAVIUM) { in show_hwcaps_mips64()
1808 if ((VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_LEGACY) && in show_hwcaps_mips64()
1814 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_MIPS) { in show_hwcaps_mips64()
2048 switch (VEX_MIPS_COMP_ID(hwcaps)) { in check_hwcaps()
[all …]
H A Dhost_mips_isel.c7368 vassert(VEX_PRID_COMP_MIPS == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
7369 || VEX_PRID_COMP_CAVIUM == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
7370 || VEX_PRID_COMP_BROADCOM == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
7371 || VEX_PRID_COMP_NETLOGIC == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
7372 || VEX_PRID_COMP_INGENIC_E1 == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
7373 || VEX_PRID_COMP_LEGACY == VEX_MIPS_COMP_ID(hwcaps_host)); in iselSB_MIPS()
H A Dguest_mips_toIR.c29298 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
29994 (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_BROADCOM)) { in disInstr_MIPS_WRK()
29999 && VEX_MIPS_COMP_ID(archinfo->hwcaps) in disInstr_MIPS_WRK()
30204 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
30582 (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_BROADCOM)) { in disInstr_MIPS_WRK()
33068 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
33104 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
33161 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
33197 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
/dports/devel/valgrind/valgrind-dragonfly-dragonfly/VEX/priv/
H A Dmain_main.c1750 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_MIPS) { in show_hwcaps_mips32()
1767 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_BROADCOM) { in show_hwcaps_mips32()
1772 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_NETLOGIC) { in show_hwcaps_mips32()
1777 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_CAVIUM) { in show_hwcaps_mips32()
1787 if ((VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_LEGACY) && in show_hwcaps_mips32()
1798 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_NETLOGIC) { in show_hwcaps_mips64()
1803 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_CAVIUM) { in show_hwcaps_mips64()
1808 if ((VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_LEGACY) && in show_hwcaps_mips64()
1814 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_MIPS) { in show_hwcaps_mips64()
2048 switch (VEX_MIPS_COMP_ID(hwcaps)) { in check_hwcaps()
[all …]
H A Dhost_mips_isel.c7368 vassert(VEX_PRID_COMP_MIPS == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
7369 || VEX_PRID_COMP_CAVIUM == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
7370 || VEX_PRID_COMP_BROADCOM == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
7371 || VEX_PRID_COMP_NETLOGIC == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
7372 || VEX_PRID_COMP_INGENIC_E1 == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
7373 || VEX_PRID_COMP_LEGACY == VEX_MIPS_COMP_ID(hwcaps_host)); in iselSB_MIPS()
H A Dguest_mips_toIR.c29298 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
29994 (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_BROADCOM)) { in disInstr_MIPS_WRK()
29999 && VEX_MIPS_COMP_ID(archinfo->hwcaps) in disInstr_MIPS_WRK()
30204 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
30582 (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_BROADCOM)) { in disInstr_MIPS_WRK()
33068 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
33104 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
33161 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
33197 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
/dports/security/py-pyvex/pyvex-9.0.5405/vex/priv/
H A Dmain_main.c1823 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_MIPS) { in show_hwcaps_mips32()
1836 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_BROADCOM) { in show_hwcaps_mips32()
1841 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_NETLOGIC) { in show_hwcaps_mips32()
1846 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_CAVIUM) { in show_hwcaps_mips32()
1856 if ((VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_LEGACY) && in show_hwcaps_mips32()
1867 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_NETLOGIC) { in show_hwcaps_mips64()
1872 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_CAVIUM) { in show_hwcaps_mips64()
1877 if ((VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_LEGACY) && in show_hwcaps_mips64()
1883 if (VEX_MIPS_COMP_ID(hwcaps) == VEX_PRID_COMP_MIPS) { in show_hwcaps_mips64()
2116 switch (VEX_MIPS_COMP_ID(hwcaps)) { in check_hwcaps()
[all …]
H A Dhost_mips_isel.c4171 vassert(VEX_PRID_COMP_MIPS == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
4172 || VEX_PRID_COMP_CAVIUM == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
4173 || VEX_PRID_COMP_BROADCOM == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
4174 || VEX_PRID_COMP_NETLOGIC == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
4175 || VEX_PRID_COMP_INGENIC_E1 == VEX_MIPS_COMP_ID(hwcaps_host) in iselSB_MIPS()
4176 || VEX_PRID_COMP_LEGACY == VEX_MIPS_COMP_ID(hwcaps_host)); in iselSB_MIPS()
H A Dguest_mips_toIR.c14362 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
15036 && VEX_MIPS_COMP_ID(archinfo->hwcaps) in disInstr_MIPS_WRK()
15204 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
15407 (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_BROADCOM)) { in disInstr_MIPS_WRK()
16980 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
16999 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
17020 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
17039 if (VEX_MIPS_COMP_ID(archinfo->hwcaps) == VEX_PRID_COMP_CAVIUM) { in disInstr_MIPS_WRK()
/dports/devel/valgrind-lts/valgrind-dragonfly-dragonfly/coregrind/
H A Dm_machine.c746 if (VEX_MIPS_COMP_ID(vai.hwcaps) == VEX_PRID_COMP_CAVIUM) { in VG_()
756 switch VEX_MIPS_COMP_ID(vai.hwcaps) { in VG_()
1760 if (VEX_PRID_COMP_MIPS == VEX_MIPS_COMP_ID(vai.hwcaps)) { in VG_()
1886 if (VEX_PRID_COMP_MIPS == VEX_MIPS_COMP_ID(vai.hwcaps)) { in VG_()
H A Dm_translate.c1721 if (VEX_MIPS_COMP_ID(vex_archinfo.hwcaps) == VEX_PRID_COMP_CAVIUM) { in VG_()
/dports/devel/valgrind/valgrind-dragonfly-dragonfly/coregrind/
H A Dm_machine.c746 if (VEX_MIPS_COMP_ID(vai.hwcaps) == VEX_PRID_COMP_CAVIUM) { in VG_()
756 switch VEX_MIPS_COMP_ID(vai.hwcaps) { in VG_()
1760 if (VEX_PRID_COMP_MIPS == VEX_MIPS_COMP_ID(vai.hwcaps)) { in VG_()
1886 if (VEX_PRID_COMP_MIPS == VEX_MIPS_COMP_ID(vai.hwcaps)) { in VG_()
H A Dm_translate.c1721 if (VEX_MIPS_COMP_ID(vex_archinfo.hwcaps) == VEX_PRID_COMP_CAVIUM) { in VG_()