Searched refs:VM_1_09_MBARE (Results 1 – 18 of 18) sorted by relevance
| /dports/emulators/qemu-powernv/qemu-powernv-3.0.50/target/riscv/ |
| H A D | op_helper.c | 31 [VM_1_09_MBARE] = 1,
40 [VM_1_09_MBARE] = 1,
|
| H A D | cpu_bits.h | 321 #define VM_1_09_MBARE 0 macro
|
| H A D | helper.c | 142 case VM_1_09_MBARE: in get_physical_address()
|
| /dports/emulators/qemu-utils/qemu-4.2.1/target/riscv/ |
| H A D | cpu_bits.h | 447 #define VM_1_09_MBARE 0 macro
|
| H A D | csr.c | 260 [VM_1_09_MBARE] = 1,
269 [VM_1_09_MBARE] = 1,
|
| H A D | cpu_helper.c | 213 case VM_1_09_MBARE: in get_physical_address()
|
| /dports/emulators/qemu42/qemu-4.2.1/target/riscv/ |
| H A D | cpu_bits.h | 447 #define VM_1_09_MBARE 0 macro
|
| H A D | csr.c | 260 [VM_1_09_MBARE] = 1,
269 [VM_1_09_MBARE] = 1,
|
| H A D | cpu_helper.c | 213 case VM_1_09_MBARE: in get_physical_address()
|
| /dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/riscv/ |
| H A D | cpu_bits.h | 431 #define VM_1_09_MBARE 0 macro
|
| /dports/emulators/qemu5/qemu-5.2.0/target/riscv/ |
| H A D | cpu_bits.h | 495 #define VM_1_09_MBARE 0 macro
|
| /dports/emulators/qemu-guest-agent/qemu-5.0.1/target/riscv/ |
| H A D | cpu_bits.h | 478 #define VM_1_09_MBARE 0 macro
|
| H A D | csr.c | 308 [VM_1_09_MBARE] = 1,
317 [VM_1_09_MBARE] = 1,
|
| H A D | cpu_helper.c | 411 case VM_1_09_MBARE: in get_physical_address()
|
| /dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/riscv/ |
| H A D | cpu_bits.h | 484 #define VM_1_09_MBARE 0 macro
|
| H A D | csr.c | 319 [VM_1_09_MBARE] = 1,
328 [VM_1_09_MBARE] = 1,
|
| H A D | cpu_helper.c | 436 case VM_1_09_MBARE: in get_physical_address()
|
| /dports/emulators/qemu60/qemu-6.0.0/target/riscv/ |
| H A D | cpu_bits.h | 494 #define VM_1_09_MBARE 0 macro
|