Home
last modified time | relevance | path

Searched refs:XCHAL_HAVE_L32R (Results 1 – 25 of 427) sorted by relevance

12345678910>>...18

/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/binutils/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/gcc/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/gcc/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/gcc-4.1-20060728/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/djgpp-binutils/binutils-2.17/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/lang/gcc6-aux/gcc-6-20180516/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/lang/gcc11-devel/gcc-11-20211009/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/lang/gcc12-devel/gcc-12-20211205/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/lang/gcc8/gcc-8.5.0/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/lang/gcc10/gcc-10.3.0/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/riscv64-none-elf-gcc/gcc-8.4.0/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/arm-none-eabi-gcc/gcc-8.4.0/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/gnulibiberty/binutils-2.37/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/arm-elf-binutils/binutils-2.37/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/avr-gdb/gdb-7.3.1/include/
H A Dxtensa-config.h43 #undef XCHAL_HAVE_L32R
44 #define XCHAL_HAVE_L32R 1 macro
/dports/lang/gnatdroid-binutils/binutils-2.27/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/lang/gcc9-devel/gcc-9-20211007/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/arm-none-eabi-newlib/newlib-2.4.0/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/riscv32-unknown-elf-gcc/gcc-8.4.0/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/aarch64-none-elf-gcc/gcc-8.4.0/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/gdb/gdb-11.1/include/
H A Dxtensa-config.h42 #undef XCHAL_HAVE_L32R
43 #define XCHAL_HAVE_L32R 1 macro
/dports/devel/gdb761/gdb-7.6.1/include/
H A Dxtensa-config.h43 #undef XCHAL_HAVE_L32R
44 #define XCHAL_HAVE_L32R 1 macro

12345678910>>...18