| /dports/sysutils/cfengine317/cfengine-3.17.0/libpromises/ |
| H A D | verify_classes.c | 243 enum combine_t { c_or, c_and, c_xor }; // Class combinations enumerator
382 return EvalBoolCombination(ctx, cp->rval.item, c_xor); in EvalClassExpression()
|
| /dports/sysutils/cfengine316/cfengine-3.16.0/libpromises/ |
| H A D | verify_classes.c | 243 enum combine_t { c_or, c_and, c_xor }; // Class combinations enumerator
382 return EvalBoolCombination(ctx, cp->rval.item, c_xor); in EvalClassExpression()
|
| /dports/sysutils/cfengine-devel/core-d08ae9eff/libpromises/ |
| H A D | verify_classes.c | 260 enum combine_t { c_or, c_and, c_xor }; // Class combinations enumerator
399 return EvalBoolCombination(ctx, cp->rval.item, c_xor); in EvalClassExpression()
|
| /dports/sysutils/cfengine/cfengine-3.19.0/libpromises/ |
| H A D | verify_classes.c | 260 enum combine_t { c_or, c_and, c_xor }; // Class combinations enumerator
399 return EvalBoolCombination(ctx, cp->rval.item, c_xor); in EvalClassExpression()
|
| /dports/sysutils/cfengine318/cfengine-3.18.1/libpromises/ |
| H A D | verify_classes.c | 260 enum combine_t { c_or, c_and, c_xor }; // Class combinations enumerator
399 return EvalBoolCombination(ctx, cp->rval.item, c_xor); in EvalClassExpression()
|
| /dports/sysutils/cfengine319/cfengine-3.19.0/libpromises/ |
| H A D | verify_classes.c | 260 enum combine_t { c_or, c_and, c_xor }; // Class combinations enumerator
399 return EvalBoolCombination(ctx, cp->rval.item, c_xor); in EvalClassExpression()
|
| /dports/devel/py-guppy3/guppy3-3.1.2/guppy/heapy/ |
| H A D | UniSet.py | 210 return self.fam.c_xor(self, other)
876 def c_xor(self, a, b): member in Family
1872 def c_xor(self, a, b): member in EmptyFamily
|
| /dports/lang/v8/v8-9.6.180.12/test/cctest/ |
| H A D | test-disasm-riscv64.cc | 489 COMPARE(c_xor(s1, a0), "00008ca9 xor s1, s1, a0"); in TEST()
|
| H A D | test-assembler-riscv64.cc | 1318 __ c_xor(a0, a1); in TEST() local
|
| /dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/ |
| H A D | riscv.mk.in | 181 c_xor \
|
| H A D | encoding.h | 3520 DECLARE_INSN(c_xor, MATCH_C_XOR, MASK_C_XOR)
|
| /dports/devel/radare2/radare2-5.1.1/libr/asm/arch/riscv/ |
| H A D | riscv-opc.h | 1004 DECLARE_INSN(c_xor, MATCH_C_XOR, MASK_C_XOR)
|
| /dports/lang/sdcc/sdcc-4.0.0/support/sdbinutils/include/opcode/ |
| H A D | riscv-opc.h | 1058 DECLARE_INSN(c_xor, MATCH_C_XOR, MASK_C_XOR)
|
| /dports/devel/binutils/binutils-2.37/include/opcode/ |
| H A D | riscv-opc.h | 1138 DECLARE_INSN(c_xor, MATCH_C_XOR, MASK_C_XOR)
|
| /dports/devel/arm-elf-binutils/binutils-2.37/include/opcode/ |
| H A D | riscv-opc.h | 1138 DECLARE_INSN(c_xor, MATCH_C_XOR, MASK_C_XOR)
|
| /dports/devel/gnulibiberty/binutils-2.37/include/opcode/ |
| H A D | riscv-opc.h | 1138 DECLARE_INSN(c_xor, MATCH_C_XOR, MASK_C_XOR)
|
| /dports/devel/gdb/gdb-11.1/include/opcode/ |
| H A D | riscv-opc.h | 1138 DECLARE_INSN(c_xor, MATCH_C_XOR, MASK_C_XOR)
|
| /dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/disasm/ |
| H A D | disasm.cc | 1063 DISASM_INSN("c.xor", c_xor, 0, {&rvc_rs1s, &rvc_rs2s}); in disassembler_t()
|
| /dports/lang/v8/v8-9.6.180.12/src/codegen/riscv64/ |
| H A D | assembler-riscv64.h | 644 void c_xor(Register rd, Register rs2);
|
| H A D | assembler-riscv64.cc | 2291 void Assembler::c_xor(Register rd, Register rs2) { in c_xor() function in v8::internal::Assembler
|
| H A D | macro-assembler-riscv64.cc | 749 c_xor(rd, rt.rm()); in Xor()
|
| /dports/devel/openocd/openocd-0.11.0/src/target/riscv/ |
| H A D | encoding.h | 2316 DECLARE_INSN(c_xor, MATCH_C_XOR, MASK_C_XOR)
|