Home
last modified time | relevance | path

Searched refs:clear_sysclk (Results 1 – 3 of 3) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/e320/ip/aurora_64b66b_pcs_pma/
H A Daurora_axis_mac.v60 wire clear_sysclk, clear_phyclk; net
110 if (sys_rst | clear_sysclk) begin
169 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
183 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
190 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
197 if (sys_rst | clear_sysclk)
217 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
225 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
232 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
280 if (sys_rst | clear_sysclk)
[all …]
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/ip/aurora_64b66b_pcs_pma/
H A Daurora_axis_mac.v60 wire clear_sysclk, clear_phyclk; net
110 if (sys_rst | clear_sysclk) begin
169 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
183 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
190 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
197 if (sys_rst | clear_sysclk)
217 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
225 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
232 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
280 if (sys_rst | clear_sysclk)
[all …]
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/x300/ip/aurora_64b66b_pcs_pma/
H A Daurora_axis_mac.v60 wire clear_sysclk, clear_phyclk; net
110 if (sys_rst | clear_sysclk) begin
169 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
183 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
190 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
197 if (sys_rst | clear_sysclk)
217 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
225 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
232 .clk(sys_clk), .reset(sys_rst), .clear(clear_sysclk),
280 if (sys_rst | clear_sysclk)
[all …]