Home
last modified time | relevance | path

Searched refs:emif1clkctrl (Results 1 – 25 of 189) sorted by relevance

12345678

/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c367 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
368 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
H A Dclock_ti816x.c150 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_emif_clocks()
159 while (((readl(&cmdef->emif1clkctrl) >> 17) & 0x3) != 0) in enable_emif_clocks()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c367 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
368 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
H A Dclock_ti816x.c150 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_emif_clocks()
159 while (((readl(&cmdef->emif1clkctrl) >> 17) & 0x3) != 0) in enable_emif_clocks()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c368 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
369 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c368 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
369 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
H A Dclock_ti816x.c151 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_emif_clocks()
160 while (((readl(&cmdef->emif1clkctrl) >> 17) & 0x3) != 0) in enable_emif_clocks()
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti816x.c151 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_emif_clocks()
160 while (((readl(&cmdef->emif1clkctrl) >> 17) & 0x3) != 0) in enable_emif_clocks()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c368 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
369 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
H A Dclock_ti816x.c151 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_emif_clocks()
160 while (((readl(&cmdef->emif1clkctrl) >> 17) & 0x3) != 0) in enable_emif_clocks()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c368 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
369 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
H A Dclock_ti816x.c151 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_emif_clocks()
160 while (((readl(&cmdef->emif1clkctrl) >> 17) & 0x3) != 0) in enable_emif_clocks()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c368 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
369 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti816x.c151 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_emif_clocks()
160 while (((readl(&cmdef->emif1clkctrl) >> 17) & 0x3) != 0) in enable_emif_clocks()
H A Dclock_ti814x.c368 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
369 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c368 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
369 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
H A Dclock_ti816x.c151 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_emif_clocks()
160 while (((readl(&cmdef->emif1clkctrl) >> 17) & 0x3) != 0) in enable_emif_clocks()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti816x.c151 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_emif_clocks()
160 while (((readl(&cmdef->emif1clkctrl) >> 17) & 0x3) != 0) in enable_emif_clocks()
H A Dclock_ti814x.c368 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
369 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti816x.c151 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_emif_clocks()
160 while (((readl(&cmdef->emif1clkctrl) >> 17) & 0x3) != 0) in enable_emif_clocks()
/dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c368 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
369 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c368 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
369 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
H A Dclock_ti816x.c151 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_emif_clocks()
160 while (((readl(&cmdef->emif1clkctrl) >> 17) & 0x3) != 0) in enable_emif_clocks()
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c368 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
369 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c368 writel(PRCM_MOD_EN, &cmdef->emif1clkctrl); in enable_dmm_clocks()
369 while ((readl(&cmdef->emif1clkctrl)) != PRCM_MOD_EN) in enable_dmm_clocks()

12345678