Home
last modified time | relevance | path

Searched refs:invert_enable (Results 1 – 25 of 59) sorted by relevance

123

/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-beaglebone/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-pandaboard/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()
/dports/sysutils/u-boot-orangepi-r1/u-boot-2021.07/drivers/clk/ti/
H A Dclk-gate.c22 bool invert_enable; member
31 if (priv->invert_enable) in clk_ti_gate_disable()
47 if (priv->invert_enable) in clk_ti_gate_enable()
73 priv->invert_enable = dev_read_bool(dev, "ti,set-bit-to-disable"); in clk_ti_gate_of_to_plat()

123