Home
last modified time | relevance | path

Searched refs:isSOP1 (Results 1 – 25 of 47) sorted by relevance

12

/dports/devel/llvm70/llvm-7.0.1.src/lib/Target/AMDGPU/
H A DSIInstrInfo.h324 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
328 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/devel/llvm80/llvm-8.0.1.src/lib/Target/AMDGPU/
H A DSIInstrInfo.h339 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
343 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/lang/clover/mesa-21.3.6/src/amd/compiler/
H A Daco_ir.h1034 assert(isSOP1()); in sop1()
1039 assert(isSOP1()); in sop1()
1042 constexpr bool isSOP1() const noexcept { return format == Format::SOP1; } in isSOP1() function
1321 return isSOP1() || isSOP2() || isSOPC() || isSOPK() || isSOPP(); in isSALU()
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/amd/compiler/
H A Daco_ir.h1034 assert(isSOP1()); in sop1()
1039 assert(isSOP1()); in sop1()
1042 constexpr bool isSOP1() const noexcept { return format == Format::SOP1; } in isSOP1() function
1321 return isSOP1() || isSOP2() || isSOPC() || isSOPK() || isSOPP(); in isSALU()
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/amd/compiler/
H A Daco_ir.h1034 assert(isSOP1()); in sop1()
1039 assert(isSOP1()); in sop1()
1042 constexpr bool isSOP1() const noexcept { return format == Format::SOP1; } in isSOP1() function
1321 return isSOP1() || isSOP2() || isSOPC() || isSOPK() || isSOPP(); in isSALU()
/dports/graphics/mesa-libs/mesa-21.3.6/src/amd/compiler/
H A Daco_ir.h1034 assert(isSOP1()); in sop1()
1039 assert(isSOP1()); in sop1()
1042 constexpr bool isSOP1() const noexcept { return format == Format::SOP1; } in isSOP1() function
1321 return isSOP1() || isSOP2() || isSOPC() || isSOPK() || isSOPP(); in isSALU()
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/amd/compiler/
H A Daco_ir.h1034 assert(isSOP1()); in sop1()
1039 assert(isSOP1()); in sop1()
1042 constexpr bool isSOP1() const noexcept { return format == Format::SOP1; } in isSOP1() function
1321 return isSOP1() || isSOP2() || isSOPC() || isSOPK() || isSOPP(); in isSALU()
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/amd/compiler/
H A Daco_ir.h1034 assert(isSOP1()); in sop1()
1039 assert(isSOP1()); in sop1()
1042 constexpr bool isSOP1() const noexcept { return format == Format::SOP1; } in isSOP1() function
1321 return isSOP1() || isSOP2() || isSOPC() || isSOPK() || isSOPP(); in isSALU()
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/amd/compiler/
H A Daco_ir.h1034 assert(isSOP1()); in sop1()
1039 assert(isSOP1()); in sop1()
1042 constexpr bool isSOP1() const noexcept { return format == Format::SOP1; } in isSOP1() function
1321 return isSOP1() || isSOP2() || isSOPC() || isSOPK() || isSOPP(); in isSALU()
/dports/graphics/libosmesa/mesa-21.3.6/src/amd/compiler/
H A Daco_ir.h1034 assert(isSOP1()); in sop1()
1039 assert(isSOP1()); in sop1()
1042 constexpr bool isSOP1() const noexcept { return format == Format::SOP1; } in isSOP1() function
1321 return isSOP1() || isSOP2() || isSOPC() || isSOPK() || isSOPP(); in isSALU()
/dports/graphics/mesa-dri/mesa-21.3.6/src/amd/compiler/
H A Daco_ir.h1034 assert(isSOP1()); in sop1()
1039 assert(isSOP1()); in sop1()
1042 constexpr bool isSOP1() const noexcept { return format == Format::SOP1; } in isSOP1() function
1321 return isSOP1() || isSOP2() || isSOPC() || isSOPK() || isSOPP(); in isSALU()
/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/amd/compiler/
H A Daco_ir.h1037 assert(isSOP1()); in sop1()
1042 assert(isSOP1()); in sop1()
1045 constexpr bool isSOP1() const noexcept { return format == Format::SOP1; } in isSOP1() function
1336 return isSOP1() || isSOP2() || isSOPC() || isSOPK() || isSOPP(); in isSALU()
/dports/devel/llvm90/llvm-9.0.1.src/lib/Target/AMDGPU/
H A DSIInstrInfo.h348 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
352 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.h363 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
367 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/AMDGPU/
H A DSIInstrInfo.h357 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
361 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/devel/llvm11/llvm-11.0.1.src/lib/Target/AMDGPU/
H A DSIInstrInfo.h363 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
367 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.h357 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
361 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.h357 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
361 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.h360 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
364 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.h364 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
368 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/AMDGPU/
H A DSIInstrInfo.h364 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
368 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.h356 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
360 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.h364 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
368 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.h375 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
379 bool isSOP1(uint16_t Opcode) const { in isSOP1() function
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.h364 static bool isSOP1(const MachineInstr &MI) { in isSOP1() function
368 bool isSOP1(uint16_t Opcode) const { in isSOP1() function

12