Searched refs:lowerVectorShuffleAsBitMask (Results 1 – 2 of 2) sorted by relevance
| /dports/devel/llvm70/llvm-7.0.1.src/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 9617 static SDValue lowerVectorShuffleAsBitMask(const SDLoc &DL, MVT VT, SDValue V1, in lowerVectorShuffleAsBitMask() function
9827 lowerVectorShuffleAsBitMask(DL, VT, V1, V2, Mask, Zeroable, DAG)) in lowerVectorShuffleAsBlend()
11758 if (SDValue Masked = lowerVectorShuffleAsBitMask(DL, MVT::v4i32, V1, V2, Mask, in lowerV4I32VectorShuffle()
12463 if (SDValue Masked = lowerVectorShuffleAsBitMask(DL, MVT::v8i16, V1, V2, Mask, in lowerV8I16VectorShuffle()
12725 if (SDValue Masked = lowerVectorShuffleAsBitMask(DL, MVT::v16i8, V1, V2, Mask, in lowerV16I8VectorShuffle()
14298 lowerVectorShuffleAsBitMask(DL, VT, V1, V2, Mask, Zeroable, DAG)) in lower256BitVectorShuffle()
|
| /dports/devel/llvm80/llvm-8.0.1.src/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 10190 static SDValue lowerVectorShuffleAsBitMask(const SDLoc &DL, MVT VT, SDValue V1, in lowerVectorShuffleAsBitMask() function
10401 lowerVectorShuffleAsBitMask(DL, VT, V1, V2, Mask, Zeroable, DAG)) in lowerVectorShuffleAsBlend()
12523 if (SDValue Masked = lowerVectorShuffleAsBitMask(DL, MVT::v4i32, V1, V2, Mask, in lowerV4I32VectorShuffle()
13229 if (SDValue Masked = lowerVectorShuffleAsBitMask(DL, MVT::v8i16, V1, V2, Mask, in lowerV8I16VectorShuffle()
13495 if (SDValue Masked = lowerVectorShuffleAsBitMask(DL, MVT::v16i8, V1, V2, Mask, in lowerV16I8VectorShuffle()
15264 lowerVectorShuffleAsBitMask(DL, VT, V1, V2, Mask, Zeroable, DAG)) in lower256BitVectorShuffle()
|