Home
last modified time | relevance | path

Searched refs:m_rfnoc_chdr_tdata (Results 1 – 25 of 78) sorted by relevance

1234

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_split_stream/
H A Drfnoc_block_split_stream.v59 output wire [NUM_BRANCHES*NUM_PORTS*CHDR_W-1:0] m_rfnoc_chdr_tdata, port
123 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
H A Drfnoc_block_split_stream_tb.sv114 logic [CHDR_W*NUM_PORTS_O-1:0] m_rfnoc_chdr_tdata; register
129 assign s_chdr[i].tdata = m_rfnoc_chdr_tdata[CHDR_W*i+:CHDR_W];
150 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/host/examples/rfnoc-example/fpga/rfnoc_block_gain/
H A Drfnoc_block_gain_tb.sv97 logic [CHDR_W*NUM_PORTS_O-1:0] m_rfnoc_chdr_tdata; register
112 assign s_chdr[i].tdata = m_rfnoc_chdr_tdata[CHDR_W*i+:CHDR_W];
131 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
H A Drfnoc_block_gain.v42 output wire [(1)*CHDR_W-1:0] m_rfnoc_chdr_tdata, port
127 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_siggen/
H A Drfnoc_block_siggen.v51 output wire [NUM_PORTS*CHDR_W-1:0] m_rfnoc_chdr_tdata, port
122 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_logpwr/
H A Drfnoc_block_logpwr.v50 output wire [NUM_PORTS*CHDR_W-1:0] m_rfnoc_chdr_tdata, port
128 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
H A Drfnoc_block_logpwr_tb.sv106 logic [CHDR_W*NUM_PORTS_O-1:0] m_rfnoc_chdr_tdata; register
121 assign s_chdr[i].tdata = m_rfnoc_chdr_tdata[CHDR_W*i+:CHDR_W];
143 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_moving_avg/
H A Drfnoc_block_moving_avg.v48 output wire [NUM_PORTS*CHDR_W-1:0] m_rfnoc_chdr_tdata, port
137 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_window/
H A Drfnoc_block_window.v55 output wire [NUM_PORTS*CHDR_W-1:0] m_rfnoc_chdr_tdata, port
140 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
H A Drfnoc_block_window_tb.sv105 logic [CHDR_W*NUM_PORTS_O-1:0] m_rfnoc_chdr_tdata; register
120 assign s_chdr[i].tdata = m_rfnoc_chdr_tdata[CHDR_W*i+:CHDR_W];
142 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_duc/
H A Drfnoc_block_duc_tb.sv96 logic [NUM_PORTS*CHDR_W-1:0] m_rfnoc_chdr_tdata; register
111 assign s_chdr[i].tdata = m_rfnoc_chdr_tdata[CHDR_W*i+:CHDR_W];
131 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/docs/usrp3/sim/
H A Dwriting_sim_top.md109 logic [CHDR_W*NUM_PORTS_O-1:0] m_rfnoc_chdr_tdata;
124 assign s_chdr[i].tdata = m_rfnoc_chdr_tdata[CHDR_W*i+:CHDR_W];
143 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_switchboard/
H A Drfnoc_block_switchboard_tb.sv109 logic [CHDR_W*NUM_PORTS_O-1:0] m_rfnoc_chdr_tdata; register
124 assign s_chdr[i].tdata = m_rfnoc_chdr_tdata[CHDR_W*i+:CHDR_W];
145 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc/
H A Drfnoc_block_ddc_tb.sv96 logic [NUM_PORTS*CHDR_W-1:0] m_rfnoc_chdr_tdata; register
111 assign s_chdr[i].tdata = m_rfnoc_chdr_tdata[CHDR_W*i+:CHDR_W];
131 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_fir_filter/
H A Drfnoc_block_fir_filter.v85 output wire [NUM_PORTS*CHDR_W-1:0] m_rfnoc_chdr_tdata, port
174 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
H A Drfnoc_block_fir_filter_tb.sv121 logic [NUM_PORTS*CHDR_W-1:0] m_rfnoc_chdr_tdata; register
136 assign s_chdr[i].tdata = m_rfnoc_chdr_tdata[CHDR_W*i+:CHDR_W];
162 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_addsub/
H A Drfnoc_block_addsub.v50 output wire [2*CHDR_W-1:0] m_rfnoc_chdr_tdata, port
152 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
H A Dnoc_shell_addsub.v54 output wire [(2)*CHDR_W-1:0] m_rfnoc_chdr_tdata, port
286 .m_axis_chdr_tdata (m_rfnoc_chdr_tdata[(0)*CHDR_W+:CHDR_W]),
321 .m_axis_chdr_tdata (m_rfnoc_chdr_tdata[(1)*CHDR_W+:CHDR_W]),
H A Drfnoc_block_addsub_tb.sv120 logic [CHDR_W*NUM_PORTS_O-1:0] m_rfnoc_chdr_tdata; register
135 assign s_chdr[i].tdata = m_rfnoc_chdr_tdata[CHDR_W*i+:CHDR_W];
156 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_fosphor/
H A Dnoc_shell_fosphor.v52 output wire [(2)*CHDR_W-1:0] m_rfnoc_chdr_tdata, port
287 .m_axis_chdr_tdata (m_rfnoc_chdr_tdata[(0)*CHDR_W+:CHDR_W]),
321 .m_axis_chdr_tdata (m_rfnoc_chdr_tdata[(1)*CHDR_W+:CHDR_W]),
H A Drfnoc_block_fosphor.v60 output wire [2*CHDR_W-1:0] m_rfnoc_chdr_tdata, port
142 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_keep_one_in_n/
H A Drfnoc_block_keep_one_in_n.v46 output wire [CHDR_W*NUM_PORTS-1:0] m_rfnoc_chdr_tdata, port
126 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_vector_iir/
H A Drfnoc_block_vector_iir.v55 output wire [(0+NUM_PORTS)*CHDR_W-1:0] m_rfnoc_chdr_tdata, port
147 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_null_src_sink/
H A Drfnoc_block_null_src_sink.v47 output wire [(CHDR_W*2)-1:0] m_rfnoc_chdr_tdata, port
122 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/host/utils/rfnoc_blocktool/templates/
H A Drfnoc_block_template_tb.sv.mako118 logic [CHDR_W*NUM_PORTS_O-1:0] m_rfnoc_chdr_tdata;
133 assign s_chdr[i].tdata = m_rfnoc_chdr_tdata[CHDR_W*i+:CHDR_W];
164 .m_rfnoc_chdr_tdata (m_rfnoc_chdr_tdata),

1234