Home
last modified time | relevance | path

Searched refs:mdio_s2m (Results 1 – 3 of 3) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/sim/one_gig_eth_loopback/
H A Done_gig_eth_loopback_tb.sv89 wire mdc, mdio_m2s, mdio_s2m; net
97 .mdio_in (mdio_s2m),
146 .mdio_o(mdio_s2m), // Management Data Out
209 .mdio_o(mdio_s2m), // Management Data Out
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/
H A Dn3xx_mgt_io_core.v247 wire mdc, mdio_m2s, mdio_s2m, mdio_s2m_sync; net
273 .clk(bus_clk), .rst(1'b0 /* no reset */), .in(mdio_s2m), .out(mdio_s2m_sync)
315 .mdio_out(mdio_s2m), // Management Data Out
351 .mdio_out(mdio_s2m), // Management Data Out
456 .mdio_o(mdio_s2m), // Management Data Out
487 .mdio_o(mdio_s2m), // Management Data Out
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/e320/
H A Dn3xx_mgt_io_core.v234 wire mdc, mdio_m2s, mdio_s2m, mdio_s2m_sync; net
260 .clk(bus_clk), .rst(1'b0 /* no reset */), .in(mdio_s2m), .out(mdio_s2m_sync)
302 .mdio_out(mdio_s2m), // Management Data Out
400 .mdio_o(mdio_s2m), // Management Data Out